Skip to content
VuFind
  • Login
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
Advanced
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Save to List
  • Permanent link
Cover Image

Saved in:
Bibliographic Details
Main Authors: Kang, Hyun Woo, Choi, Ji Woong
Format: Preprint
Published: 2025
Subjects:
Hardware Architecture
C.1.0; B.7.1
Online Access:https://arxiv.org/abs/2510.15887
Tags: Add Tag
No Tags, Be the first to tag this record!
  • Holdings
  • Description
  • Table of Contents
  • Comments
  • Similar Items
  • Staff View

Internet

https://arxiv.org/abs/2510.15887

Similar Items

  • RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
    by: Kang, Hyunwoo
    Published: (2026)
  • RISCBench: Benchmarking RISC-V Orchestration Efficiency in FPGA and FPGA-Like Computing Engines
    by: Ojika, Dave, et al.
    Published: (2025)
  • RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
    by: Yildirim, Muhammed, et al.
    Published: (2025)
  • Dataflow & Tiling Strategies in Edge-AI FPGA Accelerators: A Comprehensive Literature Review
    by: Li, Richie
    Published: (2025)
  • DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
    by: Zhang, Yuhan, et al.
    Published: (2026)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • Course Reserves
  • New Items

Need Help?

  • Search Tips
  • Ask a Librarian
  • FAQs