Copertina

DiffPlace: A Conditional Diffusion Framework for Simultaneous VLSI Placement Beyond Sequential Paradigms

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Trung, Kien Le, Hy, Truong-Son
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
di: Iff, Patrick, et al.
Pubblicazione: (2025)

ECO-CHIP: Estimation of Carbon Footprint of Chiplet-based Architectures for Sustainable VLSI
di: Sudarshan, Chetan Choppali, et al.
Pubblicazione: (2023)

SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
di: Li, Mengming, et al.
Pubblicazione: (2024)

Multi-Partner Project: COIN-3D -- Collaborative Innovation in 3D VLSI Reliability
di: Gourdoumanis, George Rafael, et al.
Pubblicazione: (2026)

Semicustom Frontend VLSI Design and Analysis of a 32-bit Brent-Kung Adder in Cadence Suite
di: Singh, Yashvardhan
Pubblicazione: (2025)

DiffAxE: Diffusion-driven Hardware Accelerator Generation and Design Space Exploration
di: Ghosh, Arkapravo, et al.
Pubblicazione: (2025)

FlowPlace: Flow Matching for Chip Placement
di: Xie, Peng, et al.
Pubblicazione: (2026)

A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA
di: Fang, Wenji, et al.
Pubblicazione: (2025)

DE-HNN: An effective neural model for Circuit Netlist representation
di: Luo, Zhishang, et al.
Pubblicazione: (2024)

Pecker: Bug Localization Framework for Sequential Designs via Causal Chain Reconstruction
di: Tang, Jiaping, et al.
Pubblicazione: (2026)

Escaping Flatland: A Placement Flow for Enabling 3D FPGAs
di: Hao, Cong, et al.
Pubblicazione: (2026)

Theoretical Analysis of the Efficient-Memory Matrix Storage Method for Quantum Emulation Accelerators with Gate Fusion on FPGAs
di: Le, Tran Xuan Hieu, et al.
Pubblicazione: (2024)

A Paradigm for Generalized Multi-Level Priority Encoders
di: Phillips, Maxwell, et al.
Pubblicazione: (2026)

Accelerating Electrostatics-based Global Placement with Enhanced FFT Computation
di: Zhang, Hangyu, et al.
Pubblicazione: (2025)

Multi-Objective Optimization for Common-Centroid Placement of Analog Transistors
di: Maji, Supriyo, et al.
Pubblicazione: (2024)

Analytical Heterogeneous Die-to-Die 3D Placement with Macros
di: Zhao, Yuxuan, et al.
Pubblicazione: (2024)

High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography
di: Tan, Weihang, et al.
Pubblicazione: (2021)

Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits
di: Pallavi, CH., et al.
Pubblicazione: (2024)

TransPlace: Transferable Circuit Global Placement via Graph Neural Network
di: Hou, Yunbo, et al.
Pubblicazione: (2025)

DAS-MP: Enabling High-Quality Macro Placement with Enhanced Dataflow Awareness
di: Zhao, Xiaotian, et al.
Pubblicazione: (2025)

Chip Placement with Diffusion Models
di: Lee, Vint, et al.
Pubblicazione: (2024)

Critical Path Aware Timing-Driven Global Placement for Large-Scale Heterogeneous FPGAs
di: Jiang, He, et al.
Pubblicazione: (2025)

Beamspace Equalization for mmWave Massive MIMO: Algorithms and VLSI Implementations
di: Mirfarshbafan, Seyed Hadi, et al.
Pubblicazione: (2025)

A Novel Computing Paradigm for MobileNetV3 using Memristor
di: Li, Jiale, et al.
Pubblicazione: (2024)

LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization
di: Di, Zhixiong, et al.
Pubblicazione: (2023)

CINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms
di: Khan, Asif Ali, et al.
Pubblicazione: (2022)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
di: Pham, Anh Kiet, et al.
Pubblicazione: (2026)

Sequential Printed MLP Circuits for Super TinyML Multi-Sensory Applications
di: Saglam, Gurol, et al.
Pubblicazione: (2024)

FloorSet -- a VLSI Floorplanning Dataset with Design Constraints of Real-World SoCs
di: Mallappa, Uday, et al.
Pubblicazione: (2024)

DG-RePlAce: A Dataflow-Driven GPU-Accelerated Analytical Global Placement Framework for Machine Learning Accelerators
di: Kahng, Andrew B., et al.
Pubblicazione: (2024)

SDT: Cutting Datacenter Tax Through Simultaneous Data-Delivery Threads
di: Mamandipoor, Amin, et al.
Pubblicazione: (2025)

Bancroft: Genomics Acceleration Beyond On-Device Memory
di: Lim, Se-Min, et al.
Pubblicazione: (2025)

Conditional Flood Fill Method in Logic Synthesis
di: Yang, Shitian, et al.
Pubblicazione: (2023)

Recurrent CircuitSAT Sampling for Sequential Circuits
di: Ardakani, Arash, et al.
Pubblicazione: (2025)

EMiX: Emulating Beyond Single-FPGA Limits
di: Kropotov, Alexander, et al.
Pubblicazione: (2026)

GCC: A 3DGS Inference Architecture with Gaussian-Wise and Cross-Stage Conditional Processing
di: Pei, Minnan, et al.
Pubblicazione: (2025)

Toward Open-Source Chiplets for HPC and AI: Occamy and Beyond
di: Scheffler, Paul, et al.
Pubblicazione: (2025)

VLSI Hypergraph Partitioning with Deep Learning
di: Khan, Muhammad Hadir, et al.
Pubblicazione: (2024)

A4: Microarchitecture-Aware LLC Management for Datacenter Servers with Emerging I/O Devices
di: Park, Haneul, et al.
Pubblicazione: (2025)

Timing-Driven Global Placement by Efficient Critical Path Extraction
di: Shi, Yunqi, et al.
Pubblicazione: (2025)