LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models

Documenti analoghi

• HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
  di: Tang, Jinwei, et al.
  Pubblicazione: (2024)
• Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis
  di: Thorat, Kiran, et al.
  Pubblicazione: (2023)
• AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
  di: Tan, Yan, et al.
  Pubblicazione: (2025)
• VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
  di: Wang, Zeng, et al.
  Pubblicazione: (2025)
• VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
  di: Collini, Luca, et al.
  Pubblicazione: (2026)