Copertina

Fully Automated Verification Framework for Configurable IPs: From Requirements to Results

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Zhang, Shuhang, Radulovic, Jelena, Dworzak, Thorsten
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Emerging Technologies
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
di: Zhang, Jian, et al.
Pubblicazione: (2024)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
di: Xie, Yanyue, et al.
Pubblicazione: (2024)

Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
di: Vadlamani, Madhav, et al.
Pubblicazione: (2026)

LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification
di: Maddala, Karthik, et al.
Pubblicazione: (2024)

Enhancing Test Efficiency through Automated ATPG-Aware Lightweight Scan Instrumentation
di: Paria, Sudipta, et al.
Pubblicazione: (2025)

Modeling and Simulation Frameworks for Processing-in-Memory Architectures
di: Aghaei, Mahdi, et al.
Pubblicazione: (2025)

H3PIMAP: A Heterogeneity-Aware Multi-Objective DNN Mapping Framework on Electronic-Photonic Processing-in-Memory Architectures
di: Yin, Ziang, et al.
Pubblicazione: (2025)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
di: Zhang, Xiameng, et al.
Pubblicazione: (2026)

SKYLIGHT: A Scalable Hundred-Channel 3D Photonic In-Memory Tensor Core Architecture for Real-time AI Inference
di: Zhang, Meng, et al.
Pubblicazione: (2026)

A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
di: Miao, Tianci, et al.
Pubblicazione: (2025)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
di: Wang, Yanjing, et al.
Pubblicazione: (2024)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
di: Chen, Lei, et al.
Pubblicazione: (2024)

Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
di: Wang, Xiaoke, et al.
Pubblicazione: (2025)

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
di: Parekh, Varun Darshana, et al.
Pubblicazione: (2025)

Opportunities and Challenges for 3D Systems and Their Design
di: Emma, Philip, et al.
Pubblicazione: (2025)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
di: Magierowski, Sebastian, et al.
Pubblicazione: (2025)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
di: Chen, Guan-Cheng, et al.
Pubblicazione: (2025)

SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
di: Desai, Mahek, et al.
Pubblicazione: (2025)

Vital Signs Monitoring with mmWave OFDM JCAS System
di: Dobosz, Jakub, et al.
Pubblicazione: (2025)

Architectural and System Implications of CXL-enabled Tiered Memory
di: Yang, Yujie, et al.
Pubblicazione: (2025)

Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
di: Chen, Yibo, et al.
Pubblicazione: (2025)

A Low-Cost Reliable Racetrack Cache Based on Data Compression
di: Cheshmikhani, Elham, et al.
Pubblicazione: (2025)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
di: Lai, Yu-Hong, et al.
Pubblicazione: (2025)

Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
di: Li, Peijing, et al.
Pubblicazione: (2025)

Function Approximation Using Analog Building Blocks in Flexible Electronics
di: Duarte, Paula Carolina Lozano, et al.
Pubblicazione: (2025)

Solving the compute crisis with physics-based ASICs
di: Aifer, Maxwell, et al.
Pubblicazione: (2025)

Scaling up Reversible Logic with HKI Superconducting Inductors
di: DeBenedictis, Erik P.
Pubblicazione: (2025)

Fine Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration
di: Liu, Yongxiang, et al.
Pubblicazione: (2025)

Fault-Free Analog Computing with Imperfect Hardware
di: Xu, Zhicheng, et al.
Pubblicazione: (2025)

Content Addressable Memory Design with Reference Resistor for Improved Search Resolution
di: Narla, Siri, et al.
Pubblicazione: (2025)

Flexing RISC-V Instruction Subset Processors to Extreme Edge
di: Raisiardali, Alireza, et al.
Pubblicazione: (2025)

$R^4$: A Racetrack Register File with Runtime Software Reconfiguration
di: Hakert, Christian, et al.
Pubblicazione: (2025)

Multi-Phase Coupled CMOS Ring Oscillator based Potts Machine
di: Gonul, Yilmaz Ege, et al.
Pubblicazione: (2025)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
di: M, Amogh K, et al.
Pubblicazione: (2025)

PRACtical: Subarray-Level Counter Update and Bank-Level Recovery Isolation for Efficient PRAC Rowhammer Mitigation
di: Nazaraliyev, Ravan, et al.
Pubblicazione: (2025)

PEARL: Power- and Energy-Aware Multicore Intermittent Computing
di: Akhunov, Khakim, et al.
Pubblicazione: (2025)

Fast and low energy approximate full adder based on FELIX logic
di: Fatemieh, Seyed Erfan, et al.
Pubblicazione: (2025)

All-in-Memory Stochastic Computing using ReRAM
di: de Lima, João Paulo C., et al.
Pubblicazione: (2025)

All-in-One Analog AI Hardware: On-Chip Training and Inference with Conductive-Metal-Oxide/HfOx ReRAM Devices
di: Falcone, Donato Francesco, et al.
Pubblicazione: (2025)

Scalable 28nm IC implementation of coupled oscillator network featuring tunable topology and complexity
di: Neyaz, S. Y., et al.
Pubblicazione: (2025)