Image de couverture de livre

Implémentation Efficiente de Fonctions de Convolution sur FPGA à l'Aide de Blocs Paramétrables et d'Approximations Polynomiales

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Magalhães, Philippe, Fresse, Virginie, Suffran, Benoît, Alata, Olivier
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture Artificial Intelligence Neural and Evolutionary Computing
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
par: Magalhães, Philippe, et autres
Publié: (2025)

Energy-Aware FPGA Implementation of Spiking Neural Network with LIF Neurons
par: Ali, Asmer Hamid, et autres
Publié: (2024)

Efficient Implementation of a Multi-Layer Gradient-Free Online-Trainable Spiking Neural Network on FPGA
par: Mehrabi, Ali, et autres
Publié: (2023)

A Reconfigurable Stream-Based FPGA Accelerator for Bayesian Confidence Propagation Neural Networks
par: Hafiz, Muhammad Ihsan Al, et autres
Publié: (2025)

TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Architecture and Hardware Implementation
par: Sestito, Cristian, et autres
Publié: (2024)

Variability-Aware Approximate Circuit Synthesis via Genetic Optimization
par: Balaskas, Konstantinos, et autres
Publié: (2023)

Functional Stability of Software-Hardware Neural Network Implementation The NeuroComp Project
par: Oleksii, Bychkov, et autres
Publié: (2025)

Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons
par: Kimura, Nanako, et autres
Publié: (2024)

Spiker+: a framework for the generation of efficient Spiking Neural Networks FPGA accelerators for inference at the edge
par: Carpegna, Alessio, et autres
Publié: (2024)

ASPO: Constraint-Aware Bayesian Optimization for FPGA-based Soft Processors
par: Wu, Haoran, et autres
Publié: (2025)

Genetic Quantization-Aware Approximation for Non-Linear Operations in Transformers
par: Dong, Pingcheng, et autres
Publié: (2024)

Embedding Hardware Approximations in Discrete Genetic-based Training for Printed MLPs
par: Afentaki, Florentia, et autres
Publié: (2024)

NeuroRing: Scaling Spiking Neural Networks via Multi-FPGA Bidirectional Ring Topologies and Stream-Dataflow Architectures
par: Hafiz, Muhammad Ihsan Al, et autres
Publié: (2026)

Approximate ADCs for In-Memory Computing
par: Ghosh, Arkapravo, et autres
Publié: (2024)

NeuroFlex: Column-Exact ANN-SNN Co-Execution Accelerator with Cost-Guided Scheduling
par: Manjunath, Varun, et autres
Publié: (2025)

SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
par: Gunawardana, Kanishka, et autres
Publié: (2026)

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
par: Kumar, Sonu, et autres
Publié: (2025)

Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning
par: Ma, De, et autres
Publié: (2023)

Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing
par: Yousefzadeh, Amirreza, et autres
Publié: (2026)

SAGA: Synthesis Augmentation with Genetic Algorithms for In-Memory Sequence Optimization
par: Robins, Andey, et autres
Publié: (2024)

Automated Placement of Analog Integrated Circuits using Priority-based Constructive Heuristic
par: Grus, Josef, et autres
Publié: (2024)

An Efficient Multicast Addressing Encoding Scheme for Multi-Core Neuromorphic Processors
par: Su, Zhe, et autres
Publié: (2024)

Catwalk: Unary Top-K for Efficient Ramp-No-Leak Neuron Design for Temporal Neural Networks
par: Lister, Devon, et autres
Publié: (2025)

FlexNN: A Dataflow-aware Flexible Deep Learning Accelerator for Energy-Efficient Edge Devices
par: Raha, Arnab, et autres
Publié: (2024)

Wet TinyML: Chemical Neural Network Using Gene Regulation and Cell Plasticity
par: Somathilaka, Samitha, et autres
Publié: (2024)

YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
par: Pachideh, Brian, et autres
Publié: (2026)

A 0.5-V Linear Neuromorphic Voltage-to-Spike Encoder Using a Bulk-Driven Transconductor
par: Akbari, Meysam, et autres
Publié: (2026)

RAMAN: Resource-efficient ApproxiMate Posit Processing for Algorithm-Hardware Co-desigN
par: Khan, Mohd Faisal, et autres
Publié: (2025)

A Quarter of a Century of Neuromorphic Architectures on FPGAs -- an Overview
par: Szczerek, Wiktor J., et autres
Publié: (2025)

Spiking Transformer Hardware Accelerators in 3D Integration
par: Xu, Boxun, et autres
Publié: (2024)

E2ATST: A Temporal-Spatial Optimized Energy-Efficient Architecture for Training Spiking Transformer
par: Ma, Yunhao, et autres
Publié: (2025)

Flexi-NeurA: A Configurable Neuromorphic Accelerator with Adaptive Bit-Precision Exploration for Edge SNNs
par: Farahani, Mohammad, et autres
Publié: (2026)

Core Placement Optimization of Many-core Brain-Inspired Near-Storage Systems for Spiking Neural Network Training
par: Zhu, Xueke, et autres
Publié: (2024)

IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons
par: Szczerek, Wiktor J., et autres
Publié: (2025)

Reducing ADC Front-end Costs During Training of On-sensor Printed Multilayer Perceptrons
par: Afentaki, Florentia, et autres
Publié: (2024)

A Case for Hypergraphs to Model and Map SNNs on Neuromorphic Hardware
par: Ronzani, Marco, et autres
Publié: (2026)

Hardware-Aware Model Design and Training of Silicon-based Analog Neural Networks
par: Filippeschi, Giulio, et autres
Publié: (2025)

HENNC: Hardware Engine for Artificial Neural Network-based Chaotic Oscillators
par: Vaziri, Mobin, et autres
Publié: (2024)

UniSpike: Accelerating Spiking Neural Networks on Neuromorphic Systems via Eliminating Address Redundancy
par: Xing, Qinghui, et autres
Publié: (2026)

EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration
par: Zhang, Haoyi, et autres
Publié: (2024)