Copertina

Architecture, Simulation and Software Stack to Support Post-CMOS Accelerators: The ARCHYTAS Project

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Agosta, Giovanni, Cherubin, Stefano, Christ, Derek, Conti, Francesco, Djupdal, Asbjørn, Jung, Matthias, Keramidas, Georgios, Passerone, Roberto, Rech, Paolo, Ricci, Elisa, Velha, Philippe, Vella, Flavio, Yildirim, Kasim Sinan, Wilbert, Nils
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Optimizing Energy Efficiency in Subthreshold RISC-V Cores
di: Djupdal, Asbjørn, et al.
Pubblicazione: (2025)

PEARL: Power- and Energy-Aware Multicore Intermittent Computing
di: Akhunov, Khakim, et al.
Pubblicazione: (2025)

A Parameterizable Convolution Accelerator for Embedded Deep Learning Applications
di: Mousouliotis, Panagiotis, et al.
Pubblicazione: (2026)

Taking Cryptography Out of the Data Path via Near-Memory Processing in DRAM
di: Barcarolo, Nicola, et al.
Pubblicazione: (2026)

Building a Reusable and Extensible Automatic Compiler Infrastructure for Reconfigurable Devices
di: Zang, Zhenya, et al.
Pubblicazione: (2023)

Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches
di: Jung, Victor J. B., et al.
Pubblicazione: (2025)

J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor
di: Tain, Benoit, et al.
Pubblicazione: (2025)

A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
di: Bonet, Marc Solé i, et al.
Pubblicazione: (2025)

Efficient CMOS Invertible Logic Using Stochastic Computing
di: Smithson, Sean C., et al.
Pubblicazione: (2026)

A Multi-Stage Potts Machine based on Coupled CMOS Ring Oscillators
di: Gonul, Yilmaz Ege, et al.
Pubblicazione: (2025)

An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
di: Alorda, Bartomeu, et al.
Pubblicazione: (2024)

A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
di: Torrens, Gabriel, et al.
Pubblicazione: (2024)

A Hybrid Edge Classifier: Combining TinyML-Optimised CNN with RRAM-CMOS ACAM for Energy-Efficient Inference
di: Woodward, Kieran, et al.
Pubblicazione: (2025)

DRAMPyML: A Formal Description of DRAM Protocols with Timed Petri Nets
di: Christ, Derek, et al.
Pubblicazione: (2026)

FastFlow in FPGA Stacks of Data Centers
di: Paul, Rourab, et al.
Pubblicazione: (2024)

Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
di: Volk, Jennifer, et al.
Pubblicazione: (2024)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

Beehive: A Flexible Network Stack for Direct-Attached Accelerators
di: Lim, Katie, et al.
Pubblicazione: (2024)

On the Excitability of Ultra-Low-Power CMOS Analog Spiking Neurons
di: Van Brandt, Léopold, et al.
Pubblicazione: (2025)

CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms
di: Waqar, Faaiq, et al.
Pubblicazione: (2025)

SAMIPS: A Synthesised Asynchronous Processor
di: Zhang, Qianyi, et al.
Pubblicazione: (2024)

Understanding Simulated Architecture via gem5 Call-Stack Profiling
di: Söderström, Johan, et al.
Pubblicazione: (2026)

Multi-Phase Coupled CMOS Ring Oscillator based Potts Machine
di: Gonul, Yilmaz Ege, et al.
Pubblicazione: (2025)

A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning
di: Jhonsa, Jinesh, et al.
Pubblicazione: (2025)

Modeling and Simulating Emerging Memory Technologies: A Tutorial
di: Chen, Yun-Chih, et al.
Pubblicazione: (2025)

NeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors
di: Nair, Harideep, et al.
Pubblicazione: (2024)

Towards a Cryogenic CMOS-Memristor Neural Decoder for Quantum Error Correction
di: Mouny, Pierre-Antoine, et al.
Pubblicazione: (2025)

Implementation and Performance Evaluation of CMOS-integrated Memristor-driven Flip-flop Circuits
di: Tiwari, Paras, et al.
Pubblicazione: (2026)

Design and Optimization of Mixed-Kernel Mixed-Signal SVMs for Flexible Electronics
di: Afentaki, Florentia, et al.
Pubblicazione: (2025)

A 64-Spin All-to-All CMOS Ising Machine with Landscape Perturbation Achieving 2.28 nJ/Edge-Bit Energy-to-Solution
di: Salim, Ahmet Yusuf, et al.
Pubblicazione: (2026)

A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
di: Yang, Junyi, et al.
Pubblicazione: (2025)

Fast-Locking and High-Resolution Mixed-Mode DLL with Binary Search and Clock Failure Detection for Wide Frequency Ranges in 3-nm FinFET CMOS
di: Wainstein, Nicolás, et al.
Pubblicazione: (2025)

Tasa: Thermal-aware 3D-Stacked Architecture Design with Bandwidth Sharing for LLM Inference
di: He, Siyuan, et al.
Pubblicazione: (2025)

A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators
di: Li, Cong, et al.
Pubblicazione: (2026)

Optimizing Tensor Train Decomposition in DNNs for RISC-V Architectures Using Design Space Exploration and Compiler Optimizations
di: Anthimopoulos, Theologos, et al.
Pubblicazione: (2026)

Autoformalizing Memory Specifications with Agents
di: Ernst, Jan Ole, et al.
Pubblicazione: (2026)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
di: Sauter, Philippe, et al.
Pubblicazione: (2025)

Evolutionary Approximation of Ternary Neurons for On-sensor Printed Neural Networks
di: Mrazek, Vojtech, et al.
Pubblicazione: (2024)

Co-Design of CNN Accelerators for TinyML using Approximate Matrix Decomposition
di: Morales, José Juan Hernández, et al.
Pubblicazione: (2026)

Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs
di: Bochem, Severin, et al.
Pubblicazione: (2024)