Image de couverture de livre

Res-DPU: Resource-shared Digital Processing-in-memory Unit for Edge-AI Workloads

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Lokhande, Mukul, Dhakad, Narendra Singh, Chouhan, Seema, Sankhe, Akash, Vishvakarma, Santosh Kumar
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture Emerging Technologies Image and Video Processing
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

FERMI-ML: A Flexible and Resource-Efficient Memory-In-Situ SRAM Macro for TinyML acceleration
par: Lokhande, Mukul, et autres
Publié: (2025)

Flex-PE: Flexible and SIMD Multi-Precision Processing Element for AI Workloads
par: Lokhande, Mukul, et autres
Publié: (2024)

SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
par: Dhakad, Narendra Singh, et autres
Publié: (2026)

POLARON: Precision-aware On-device Learning and Adaptive Runtime-cONfigurable AI acceleration
par: Lokhande, Mukul, et autres
Publié: (2025)

Retrospective: A CORDIC Based Configurable Activation Function for NN Applications
par: Kokane, Omkar, et autres
Publié: (2025)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
par: Dhakad, Narendra Singh, et autres
Publié: (2026)

Configurable Multi-Port Memory Architecture for High-Speed Data Communication
par: Dhakad, Narendra Singh, et autres
Publié: (2024)

L-SPINE: A Low-Precision SIMD Spiking Neural Compute Engine for Resource-efficient Edge Inference
par: Kumar, Sonu, et autres
Publié: (2026)

CARMEN: CORDIC-Accelerated Resource-Efficient Multi-Precision Inference Engine for Deep Learning
par: Kumar, Sonu, et autres
Publié: (2026)

E-ReCON: An Energy- and Resource-Efficient Precision-Configurable Sparse nvCIM Macro for Conventional and Spiking Neural Edge Inference
par: Tenwar, Ankit Kumar, et autres
Publié: (2026)

XR-NPE: High-Throughput Mixed-precision SIMD Neural Processing Engine for Extended Reality Perception Workloads
par: Chaudhari, Tejas, et autres
Publié: (2025)

TREA: Low-precision Time-Multiplexed, Resource-Efficient Edge Accelerator for Object Detection and Classification
par: Sharma, Vijay Pratap, et autres
Publié: (2026)

RAMAN: Resource-efficient ApproxiMate Posit Processing for Algorithm-Hardware Co-desigN
par: Khan, Mohd Faisal, et autres
Publié: (2025)

QForce-RL: Quantized FPGA-Optimized Reinforcement Learning Compute Engine
par: Jha, Anushka, et autres
Publié: (2025)

CORVET: A CORDIC-Powered, Resource-Frugal Mixed-Precision Vector Processing Engine for High-Throughput AIoT applications
par: Kumar, Sonu, et autres
Publié: (2026)

SPADE: A SIMD Posit-enabled compute engine for Accelerating DNN Efficiency
par: Kumar, Sonu, et autres
Publié: (2026)

HYDRA: Hybrid Data Multiplexing and Run-time Layer Configurable DNN Accelerator
par: Kumar, Sonu, et autres
Publié: (2024)

Toward High Performance, Programmable Extreme-Edge Intelligence for Neuromorphic Vision Sensors utilizing Magnetic Domain Wall Motion-based MTJ
par: Kaiser, Md Abdullah-Al, et autres
Publié: (2024)

Energy-Efficient and Fast Memristor-based Serial Multipliers Applicable in Image Processing
par: Fatemieh, Seyed Erfan, et autres
Publié: (2024)

EULER-ADAS: Energy-Efficient & SIMD-Unified Logarithmic-Posit Engine for Precision-Reconfigurable Approximate ADAS Acceleration
par: Lokhande, Mukul, et autres
Publié: (2026)

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
par: Kumar, Sonu, et autres
Publié: (2025)

HOAA: Hybrid Overestimating Approximate Adder for Enhanced Performance Processing Engine
par: Kokane, Omkar, et autres
Publié: (2024)

Bio-RV: Low-Power Resource-Efficient RISC-V Processor for Biomedical Applications
par: Sharma, Vijay Pratap, et autres
Publié: (2026)

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology
par: Rizzo, Tommaso, et autres
Publié: (2024)

Maximizing Memory-Level Parallelism via Integrated Stochastic Logic-in-Memory Architectures
par: Razi, Farzad, et autres
Publié: (2026)

OISMA: On-the-fly In-memory Stochastic Multiplication Architecture for Matrix-Multiplication Workloads
par: Agwa, Shady, et autres
Publié: (2025)

A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing
par: Ferro, Elena, et autres
Publié: (2024)

Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
par: Vadlamani, Madhav, et autres
Publié: (2026)

CORDIC Is All You Need
par: Kokane, Omkar, et autres
Publié: (2025)

Flexing RISC-V Instruction Subset Processors to Extreme Edge
par: Raisiardali, Alireza, et autres
Publié: (2025)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
par: Magierowski, Sebastian, et autres
Publié: (2025)

Layer Ensemble Averaging for Improving Memristor-Based Artificial Neural Network Performance
par: Yousuf, Osama, et autres
Publié: (2024)

Modeling and Simulation Frameworks for Processing-in-Memory Architectures
par: Aghaei, Mahdi, et autres
Publié: (2025)

Dataflow-Aware PIM-Enabled Manycore Architecture for Deep Learning Workloads
par: Sharma, Harsh, et autres
Publié: (2024)

DHFP-PE: Dual-Precision Hybrid Floating Point Processing Element for AI Acceleration
par: Kumar, Shubham, et autres
Publié: (2026)

Toward Digital Twins in 3D IC Packaging: A Critical Review of Physics, Data, and Hybrid Architectures
par: Datta, Gourab, et autres
Publié: (2026)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
par: Leon, Vasileios, et autres
Publié: (2024)

H3PIMAP: A Heterogeneity-Aware Multi-Objective DNN Mapping Framework on Electronic-Photonic Processing-in-Memory Architectures
par: Yin, Ziang, et autres
Publié: (2025)

Hardware-software co-exploration with racetrack memory based in-memory computing for CNN inference in embedded systems
par: Choong, Benjamin Chen Ming, et autres
Publié: (2025)

Fast offset corrected in-memory training
par: Rasch, Malte J., et autres
Publié: (2023)