Skip to content
VuFind
  • Login
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
Advanced
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Save to List
  • Permanent link
Cover Image

Saved in:
Bibliographic Details
Main Authors: Zhang, Yang, Zhang, Rui, Guo, Jiaming, Huang, Lei, Huang, Di, Zhao, Yunpu, Cheng, Shuyao, Jin, Pengwei, Li, Chongxiao, Du, Zidong, Hu, Xing, Guo, Qi, Chen, Yunji
Format: Preprint
Published: 2025
Subjects:
Machine Learning
Hardware Architecture
Programming Languages
Online Access:https://arxiv.org/abs/2510.19296
Tags: Add Tag
No Tags, Be the first to tag this record!
  • Holdings
  • Description
  • Table of Contents
  • Comments
  • Similar Items
  • Staff View

Internet

https://arxiv.org/abs/2510.19296

Similar Items

  • QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design
    by: Huang, Lei, et al.
    Published: (2025)
  • QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
    by: Zhu, Yaoyu, et al.
    Published: (2025)
  • QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
    by: Cheng, Shuyao, et al.
    Published: (2025)
  • QiMeng: Fully Automated Hardware and Software Design for Processor Chip
    by: Zhang, Rui, et al.
    Published: (2025)
  • QiMeng-CodeV-SVA: Training Specialized LLMs for Hardware Assertion Generation via RTL-Grounded Bidirectional Data Synthesis
    by: Wu, Yutong, et al.
    Published: (2026)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • Course Reserves
  • New Items

Need Help?

  • Search Tips
  • Ask a Librarian
  • FAQs