Imagen de Portada

HALOC-AxA: An Area/-Energy-Efficient Approximate Adder for Image Processing Application

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Ziad, Hasnain A., Sakib, Ashiq A.
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

SR-NCL: an Area-/Energy-Efficient Resilient NCL Architecture Based on Selective Redundancy
por: Ziad, Hasnain A., et al.
Publicado: (2025)

FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
por: Ranjbar, Ali, et al.
Publicado: (2025)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
por: Zhang, Xiameng, et al.
Publicado: (2026)

AxMED: Formal Analysis and Automated Design of Approximate Median Filters using BDDs
por: Mrazek, Vojtech, et al.
Publicado: (2025)

ObfAx: Obfuscation and IP Piracy Detection in Approximate Circuits
por: Sekanina, Lukas, et al.
Publicado: (2026)

HPR-Mul: An Area and Energy-Efficient High-Precision Redundancy Multiplier by Approximate Computing
por: Vafaei, Jafar, et al.
Publicado: (2024)

Noise-Resilient and Reduced Depth Approximate Adders for NISQ Quantum Computing
por: Gaur, Bhaskar, et al.
Publicado: (2024)

Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage
por: Pun, Junius, et al.
Publicado: (2025)

AxMoE: Characterizing the Impact of Approximate Multipliers on Mixture-of-Experts DNN Architectures
por: Shende, Omkar B, et al.
Publicado: (2026)

Online Alignment and Addition in Multi-Term Floating-Point Adders
por: Alexandridis, Kosmas, et al.
Publicado: (2024)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
por: Yang, Tiantian, et al.
Publicado: (2026)

Floating Point HUB Adder for RISC-V Sargantana Processor
por: Bandera, Gerardo, et al.
Publicado: (2024)

Novel Efficient Scalable QCA XOR and Full Adder Designs
por: Safaiezadeh, Behrouz, et al.
Publicado: (2023)

An Energy-Efficient Approximate Posit Multiply-Divide Unit
por: Thotli, Rishi, et al.
Publicado: (2026)

DiffAxE: Diffusion-driven Hardware Accelerator Generation and Design Space Exploration
por: Ghosh, Arkapravo, et al.
Publicado: (2025)

Fast Bipartitioned Hybrid Adder Utilizing Carry Select and Carry Lookahead Logic
por: Balasubramanian, Padmanabhan, et al.
Publicado: (2024)

HOAA: Hybrid Overestimating Approximate Adder for Enhanced Performance Processing Engine
por: Kokane, Omkar, et al.
Publicado: (2024)

PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization
por: Zuo, Dongsheng, et al.
Publicado: (2025)

Semicustom Frontend VLSI Design and Analysis of a 32-bit Brent-Kung Adder in Cadence Suite
por: Singh, Yashvardhan
Publicado: (2025)

Design of a Reformed Array Logic Binary Multiplier for High-Speed Computations
por: Mohammad, Sakib, et al.
Publicado: (2024)

E2AFS: Energy-Efficient Approximate Floating Point Square Rooter for Error Tolerant Computing
por: Goyal, Prateek, et al.
Publicado: (2026)

Jack Unit: An Area- and Energy-Efficient Multiply-Accumulate (MAC) Unit Supporting Diverse Data Formats
por: Noh, Seock-Hwan, et al.
Publicado: (2025)

Sparse-on-Dense: Area and Energy-Efficient Computing of Sparse Neural Networks on Dense Matrix Multiplication Accelerators
por: Yoon, Hyunsung, et al.
Publicado: (2026)

AxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming
por: Sahoo, Siva Satyendra, et al.
Publicado: (2023)

AxOSyn: An Open-source Framework for Synthesizing Novel Approximate Arithmetic Operators
por: Sahoo, Siva Satyendra, et al.
Publicado: (2025)

AxLLM: accelerator architecture for large language models with computation reuse capability
por: Ahadi, Soroush, et al.
Publicado: (2025)

A Logarithmic Depth Quantum Carry-Lookahead Modulo $(2^n-1)$ Adder
por: Gaur, Bhaskar, et al.
Publicado: (2024)

Flexible Bit-Truncation Memory for Approximate Applications on the Edge
por: Oswald, William, et al.
Publicado: (2025)

Leveraging Application-Specific Knowledge for Energy-Efficient Deep Learning Accelerators on Resource-Constrained FPGAs
por: Qian, Chao
Publicado: (2025)

Novel Optimized Designs of Modulo $2n+1$ Adder for Quantum Computing
por: Gaur, Bhaskar, et al.
Publicado: (2024)

A Reconfigurable Approximate Computing RISC-V Platform for Fault-Tolerant Applications
por: Delavari, Arvin, et al.
Publicado: (2024)

Energy-Aware Heterogeneous Federated Learning via Approximate DNN Accelerators
por: Pfeiffer, Kilian, et al.
Publicado: (2024)

AgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications
por: Yahya, Jawad Haj, et al.
Publicado: (2022)

Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
por: Andrulis, Tanner, et al.
Publicado: (2024)

RangeGuard: Efficient, Bounded Approximate Error Correction for Reliable DNNs
por: Ko, Hanum, et al.
Publicado: (2026)

Area-Efficient In-Memory Computing for Mixture-of-Experts via Multiplexing and Caching
por: Gao, Hanyuan, et al.
Publicado: (2026)

Co-Designing Graph-based Approximate Nearest Neighbor Search at Billion Scale for Processing-in-Memory
por: Chen, Sitian, et al.
Publicado: (2026)

Hardware-Efficient CNNs: Interleaved Approximate FP32 Multipliers for Kernel Computation
por: Gowda, Bindu G, et al.
Publicado: (2025)

Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
por: Olgun, Ataberk, et al.
Publicado: (2022)

Efficient Nonlinear Function Approximation in Analog Resistive Crossbars for Recurrent Neural Networks
por: Yang, Junyi, et al.
Publicado: (2024)