Image de couverture de livre

GreenMalloc: Allocator Optimisation for Industrial Workloads

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Dakhama, Aidan, Langdon, W. B., Menendez, Hector D., Even-Mendoza, Karine
Format:	Preprint
Publié:	2025
Sujets:	Software Engineering Hardware Architecture Performance
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Selective Parallel Loading of Large-Scale Compressed Graphs with ParaGrapher
par: Esfahani, Mohsen Koohi, et autres
Publié: (2024)

Bridging the Gap: Physical PCI Device Integration Into SystemC-TLM Virtual Platforms
par: Bosbach, Nils, et autres
Publié: (2025)

Optimized thread-block arrangement in a GPU implementation of a linear solver for atmospheric chemistry mechanisms
par: Ruiz, Christian Guzman, et autres
Publié: (2024)

DGEMM without FP64 Arithmetic - Using FP64 Emulation and FP8 Tensor Cores with Ozaki Scheme
par: Mukunoki, Daichi
Publié: (2025)

Pushing the Performance Envelope of DNN-based Recommendation Systems Inference on GPUs
par: Jain, Rishabh, et autres
Publié: (2024)

DEER: Deep Runahead for Instruction Prefetching on Modern Mobile Workloads
par: Vahdatniya, Parmida, et autres
Publié: (2025)

Characterizing and Optimizing Realistic Workloads on a Commercial Compute-in-SRAM Device
par: Zhang, Niansong, et autres
Publié: (2025)

Understanding the Performance Horizon of the Latest ML Workloads with NonGEMM Workloads
par: Karami, Rachid, et autres
Publié: (2024)

Adaptive Cache Pollution Control for Large Language Model Inference Workloads Using Temporal CNN-Based Prediction and Priority-Aware Replacement
par: Liu, Songze, et autres
Publié: (2025)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
par: Shih, Yu-An, et autres
Publié: (2025)

Offloading Data Center Tax
par: Revankar, Akshay, et autres
Publié: (2025)

A Vertically Integrated Framework for Templatized Chip Design
par: Kim, Jeongeun, et autres
Publié: (2025)

Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers
par: Xu, Zhihao, et autres
Publié: (2025)

Scalable Software Testing in Fast Virtual Platforms: Leveraging SystemC, QEMU and Containerization
par: Jünger, Lukas, et autres
Publié: (2025)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
par: Vavelidou, Ioanna, et autres
Publié: (2026)

Using LLMs to Facilitate Formal Verification of RTL
par: Orenes-Vera, Marcelo, et autres
Publié: (2023)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
par: Zhu, Jiaying, et autres
Publié: (2026)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
par: Ye, Junhao, et autres
Publié: (2026)

MEIC: Re-thinking RTL Debug Automation using LLMs
par: Xu, Ke, et autres
Publié: (2024)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
par: Zhou, Xiaofeng, et autres
Publié: (2026)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
par: Collini, Luca, et autres
Publié: (2024)

Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
par: Armato, Antonino, et autres
Publié: (2026)

FormalRTL: Verified RTL Synthesis at Scale
par: Li, Kezhi, et autres
Publié: (2026)

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
par: Xu, Zhihao, et autres
Publié: (2024)

LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
par: Miao, Mingkai, et autres
Publié: (2026)

Toward Capturing Genetic Epistasis From Multivariate Genome-Wide Association Studies Using Mixed-Precision Kernel Ridge Regression
par: Ltaief, Hatem, et autres
Publié: (2024)

ChiseLLM: Unleashing the Power of Reasoning LLMs for Chisel Agile Hardware Development
par: Wang, Bowei, et autres
Publié: (2025)

A High-level Synthesis Toolchain for the Julia Language
par: Short, Benedict, et autres
Publié: (2025)

HW/SW Co-design of a PCM/PWM converter: a System Level Approach based in the SpecC Methodology
par: Petrini, Daniel G. P., et autres
Publié: (2025)

DUET: Agentic Design Understanding via Experimentation and Testing
par: Smith, Gus Henry, et autres
Publié: (2025)

Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis
par: Gai, Jiahao, et autres
Publié: (2025)

RTLSquad: Multi-Agent Based Interpretable RTL Design
par: Wang, Bowei, et autres
Publié: (2025)

Hardware.jl - An MLIR-based Julia HLS Flow (Work in Progress)
par: Short, Benedict, et autres
Publié: (2025)

VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning
par: Zhao, Zhuorui, et autres
Publié: (2025)

Retrofitting Control Flow Graphs in LLVM IR for Auto Vectorization
par: Fang, Shihan, et autres
Publié: (2025)

The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation
par: Yang, Guang, et autres
Publié: (2025)

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
par: Wang, Ning, et autres
Publié: (2025)

Understanding Accelerator Compilers via Performance Profiling
par: Yorihiro, Ayaka, et autres
Publié: (2025)

DRCY: Agentic Hardware Design Reviews
par: Dumont, Kyle, et autres
Publié: (2026)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
par: Liu, Jiale, et autres
Publié: (2026)