Saved in:
Bibliographic Details
Main Authors: Qamar, Ibrahim, Mahmoud, Saber, Megahed, Seif, Khaled, Mohamed, Hesham, Saleh, Matar, Ahmed, Gebril, Saif, Mahmoud, Mervat
Format: Preprint
Published: 2025
Subjects:
Online Access:https://arxiv.org/abs/2510.24778
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866911238903037952
author Qamar, Ibrahim
Mahmoud, Saber
Megahed, Seif
Khaled, Mohamed
Hesham, Saleh
Matar, Ahmed
Gebril, Saif
Mahmoud, Mervat
author_facet Qamar, Ibrahim
Mahmoud, Saber
Megahed, Seif
Khaled, Mohamed
Hesham, Saleh
Matar, Ahmed
Gebril, Saif
Mahmoud, Mervat
contents Intelligent vehicles are one of the most important outcomes gained from the world tendency toward automation. Applications of IVs, whether in urban roads or robot tracks, do prioritize lane path detection. This paper proposes an FPGA-based Lane Detector Vehicle LDV architecture that relies on the Sobel algorithm for edge detection. Operating on 416 x 416 images and 150 MHz, the system can generate a valid output every 1.17 ms. The valid output consists of the number of present lanes, the current lane index, as well as its right and left boundaries. Additionally, the automated light and temperature control units in the proposed system enhance its adaptability to the surrounding environmental conditions.
format Preprint
id arxiv_https___arxiv_org_abs_2510_24778
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle FPGA-based Lane Detection System incorporating Temperature and Light Control Units
Qamar, Ibrahim
Mahmoud, Saber
Megahed, Seif
Khaled, Mohamed
Hesham, Saleh
Matar, Ahmed
Gebril, Saif
Mahmoud, Mervat
Computer Vision and Pattern Recognition
Image and Video Processing
Intelligent vehicles are one of the most important outcomes gained from the world tendency toward automation. Applications of IVs, whether in urban roads or robot tracks, do prioritize lane path detection. This paper proposes an FPGA-based Lane Detector Vehicle LDV architecture that relies on the Sobel algorithm for edge detection. Operating on 416 x 416 images and 150 MHz, the system can generate a valid output every 1.17 ms. The valid output consists of the number of present lanes, the current lane index, as well as its right and left boundaries. Additionally, the automated light and temperature control units in the proposed system enhance its adaptability to the surrounding environmental conditions.
title FPGA-based Lane Detection System incorporating Temperature and Light Control Units
topic Computer Vision and Pattern Recognition
Image and Video Processing
url https://arxiv.org/abs/2510.24778