Image de couverture de livre

BoolSkeleton: Boolean Network Skeletonization via Homogeneous Pattern Reduction

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Ni, Liwei, Zhang, Jiaxi, Zheng, Shenggen, Liu, Junfeng, Meng, Xingyu, Xie, Biwei, Li, Xingquan, Li, Huawei
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture Artificial Intelligence
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Boolean-aware Boolean Circuit Classification: A Comprehensive Study on Graph Neural Network
par: Ni, Liwei, et autres
Publié: (2024)

BoolE: Exact Symbolic Reasoning via Boolean Equality Saturation
par: Yin, Jiaqi, et autres
Publié: (2025)

BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation
par: Li, Yingjie, et autres
Publié: (2024)

HLSPilot: LLM-based High-Level Synthesis
par: Xiong, Chenwei, et autres
Publié: (2024)

MCU-MixQ: A HW/SW Co-optimized Mixed-precision Neural Network Design Framework for MCUs
par: Gong, Junfeng, et autres
Publié: (2024)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
par: Zhang, Xinmiao, et autres
Publié: (2024)

ApproxPilot: A GNN-based Accelerator Approximation Framework
par: Zhang, Qing, et autres
Publié: (2024)

Pecker: Bug Localization Framework for Sequential Designs via Causal Chain Reconstruction
par: Tang, Jiaping, et autres
Publié: (2026)

AssertFix: Empowering Automated Assertion Fix via Large Language Models
par: Lyu, Hongqin, et autres
Publié: (2025)

Arcane: An Assertion Reduction Framework through Semantic Clustering and MCTS-Guided Rule Exploring
par: Lyu, Hongqin, et autres
Publié: (2026)

Hardware-Aware DNN Compression for Homogeneous Edge Devices
par: Zhang, Kunlong, et autres
Publié: (2025)

VersaQ-3D: A Reconfigurable Accelerator Enabling Feed-Forward and Generalizable 3D Reconstruction via Versatile Quantization
par: Zhang, Yipu, et autres
Publié: (2026)

Extend IVerilog to Support Batch RTL Fault Simulation
par: Tang, Jiaping, et autres
Publié: (2025)

Wit-HW: Bug Localization in Hardware Design Code via Witness Test Case Generation
par: Ma, Ruiyang, et autres
Publié: (2025)

LLMulator: Generalizable Cost Modeling for Dataflow Accelerators with Input-Adaptive Control Flow
par: Chang, Kaiyan, et autres
Publié: (2025)

Accelerating Boolean Constraint Propagation for Efficient SAT-Solving on FPGAs
par: Govindasamy, Hariprasadh, et autres
Publié: (2024)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
par: Liu, Zizhen, et autres
Publié: (2026)

RTGS: Real-Time 3D Gaussian Splatting SLAM via Multi-Level Redundancy Reduction
par: Li, Leshu, et autres
Publié: (2025)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
par: Lyu, Hongqin, et autres
Publié: (2025)

DeepAssert: An LLM-Aided Verification Framework with Fine-Grained Assertion Generation for Modules with Extracted Module Specifications
par: Wang, Yonghao, et autres
Publié: (2025)

The Quest for Reliable AI Accelerators: Cross-Layer Evaluation and Design Optimization
par: Li, Meng, et autres
Publié: (2026)

DRIFT: Harnessing Inherent Fault Tolerance for Efficient and Reliable Diffusion Model Inference
par: Wen, Jinqi, et autres
Publié: (2026)

Gaze into the Pattern: Characterizing Spatial Patterns with Internal Temporal Correlations for Hardware Prefetching
par: Chen, Zixiao, et autres
Publié: (2024)

AssertGen: Enhancement of LLM-aided Assertion Generation through Cross-Layer Signal Bridging
par: Lyu, Hongqin, et autres
Publié: (2025)

RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule
par: Tang, Jiaping, et autres
Publié: (2025)

SigDLA: A Deep Learning Accelerator Extension for Signal Processing
par: Fu, Fangfa, et autres
Publié: (2024)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
par: Dang, Peng, et autres
Publié: (2024)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
par: Tang, Jiaping, et autres
Publié: (2025)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Yan, Zhiyuan, et autres
Publié: (2024)

CoverAssert: Iterative LLM Assertion Generation Driven by Functional Coverage via Syntax-Semantic Representations
par: Wang, Yonghao, et autres
Publié: (2026)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Fang, Wenji, et autres
Publié: (2024)

Analytical Heterogeneous Die-to-Die 3D Placement with Macros
par: Zhao, Yuxuan, et autres
Publié: (2024)

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation
par: Wang, Yonghao, et autres
Publié: (2026)

NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
par: Andronic, Marta, et autres
Publié: (2024)

Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
par: Wei, Chiyue, et autres
Publié: (2025)

IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA
par: Jiang, Zesong, et autres
Publié: (2024)

FETTA: Flexible and Efficient Hardware Accelerator for Tensorized Neural Network Training
par: Lu, Jinming, et autres
Publié: (2025)

Aging Aware Adaptive Voltage Scaling for Reliable and Efficient AI Accelerators
par: Xie, Tong, et autres
Publié: (2026)

Survey on Characterizing and Understanding GNNs from a Computer Architecture Perspective
par: Wu, Meng, et autres
Publié: (2024)

Bit Transition Reduction by Data Transmission Ordering in NoC-based DNN Accelerator
par: Chen, Yizhi, et autres
Publié: (2025)