Image de couverture de livre

LogicSparse: Enabling Engine-Free Unstructured Sparsity for Quantised Deep-learning Accelerators

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Li, Changhong, Basu, Biswajit, Shanker, Shreejith
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

FAV-NSS: An HIL Framework for Accelerating Validation of Automotive Network Security Strategies
par: Li, Changhong, et autres
Publié: (2025)

Quantised Neural Network Accelerators for Low-Power IDS in Automotive Networks
par: Khandelwal, Shashwat, et autres
Publié: (2024)

Exploring Highly Quantised Neural Networks for Intrusion Detection in Automotive CAN
par: Khandelwal, Shashwat, et autres
Publié: (2024)

An Energy-Efficient Artefact Detection Accelerator on FPGAs for Hyper-Spectral Satellite Imagery
par: Castelino, Cornell, et autres
Publié: (2024)

Bare-Metal RISC-V + NVDLA SoC for Efficient Deep Learning Inference
par: Kumar, Vineet, et autres
Publié: (2025)

SecCAN: An Extended CAN Controller with Embedded Intrusion Detection
par: Khandelwal, Shashwat, et autres
Publié: (2025)

Simopt-Power: Leveraging Simulation Metadata for Low-Power Design Synthesis
par: Wadhwa, Eashan, et autres
Publié: (2025)

Simopt -- Simulation pass for Speculative Optimisation of FPGA-CAD flow
par: Wadhwa, Eashan, et autres
Publié: (2024)

Enabling Unstructured Sparse Acceleration on Structured Sparse Accelerators
par: Jeong, Geonhwa, et autres
Publié: (2024)

A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN
par: Khandelwal, Shashwat, et autres
Publié: (2024)

Context-aware Simopt-Power: Using structural data with simulation metadata to optimise FPGA designs
par: Wadhwa, Eashan, et autres
Publié: (2026)

FireFly-T: High-Throughput Sparsity Exploitation for Spiking Transformer Acceleration with Dual-Engine Overlay Architecture
par: Li, Tenglong, et autres
Publié: (2025)

Table-Lookup MAC: Scalable Processing of Quantised Neural Networks in FPGA Soft Logic
par: Gerlinghoff, Daniel, et autres
Publié: (2024)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
par: Hayes, Oran, et autres
Publié: (2026)

Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity
par: Duan, Cenlin, et autres
Publié: (2024)

BBAL: A Bidirectional Block Floating Point-Based Quantisation Accelerator for Large Language Models
par: Han, Xiaomeng, et autres
Publié: (2025)

MARVEL: An End-to-End Framework for Generating Model-Class Aware Custom RISC-V Extensions for Lightweight AI
par: M, Ajay Kumar, et autres
Publié: (2025)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
par: Aliyev, Ilkin, et autres
Publié: (2024)

FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMs
par: Khandelwal, Shashwat, et autres
Publié: (2025)

Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
par: Wei, Chiyue, et autres
Publié: (2025)

DeMM: A Decoupled Matrix Multiplication Engine Supporting Relaxed Structured Sparsity
par: Peltekis, Christodoulos, et autres
Publié: (2024)

TYTAN: Taylor-series based Non-Linear Activation Engine for Deep Learning Accelerators
par: Pramanik, Soham, et autres
Publié: (2025)

Multilayer Dataflow: Orchestrate Butterfly Sparsity to Accelerate Attention Computation
par: Wu, Haibin, et autres
Publié: (2024)

VUSA: Virtually Upscaled Systolic Array Architecture to Exploit Unstructured Sparsity in AI Acceleration
par: Helal, Shereef, et autres
Publié: (2025)

IMAGine: An In-Memory Accelerated GEMV Engine Overlay
par: Kabir, MD Arafat, et autres
Publié: (2024)

Sparsity-Aware Streaming SNN Accelerator with Output-Channel Dataflow for Automatic Modulation Classification
par: Yang, Kuilian, et autres
Publié: (2026)

Accelerating CRONet on AMD Versal AIE-ML Engines
par: Mhatre, Kaustubh, et autres
Publié: (2026)

A Low-Power Sparse Deep Learning Accelerator with Optimized Data Reuse
par: Hsu, Kai-Chieh, et autres
Publié: (2025)

BBS: Bi-directional Bit-level Sparsity for Deep Learning Acceleration
par: Chen, Yuzong, et autres
Publié: (2024)

FireFly-S: Exploiting Dual-Side Sparsity for Spiking Neural Networks Acceleration with Reconfigurable Spatial Architecture
par: Li, Tenglong, et autres
Publié: (2024)

SOFA: A Compute-Memory Optimized Sparsity Accelerator via Cross-Stage Coordinated Tiling
par: Wang, Huizheng, et autres
Publié: (2024)

VIKIN: A Reconfigurable Accelerator for KANs and MLPs with Two-Stage Sparsity Support
par: Ou, Wenhui, et autres
Publié: (2026)

Systolic Array Acceleration of Diagonal-Optimized Sparse-Sparse Matrix Multiplication for Efficient Quantum Simulation
par: Su, Yuchao, et autres
Publié: (2025)

An Efficient Sparse Hardware Accelerator for Spike-Driven Transformer
par: Li, Zhengke, et autres
Publié: (2025)

MCBP: A Memory-Compute Efficient LLM Inference Accelerator Leveraging Bit-Slice-enabled Sparsity and Repetitiveness
par: Wang, Huizheng, et autres
Publié: (2025)

Accelerating Elliptic Curve Point Additions on Versal AI Engine for Multi-scalar Multiplication
par: Ohno, Ayumi, et autres
Publié: (2025)

GAMA: High-Performance GEMM Acceleration on AMD Versal ML-Optimized AI Engines
par: Mhatre, Kaustubh, et autres
Publié: (2025)

A Bit Level Weight Reordering Strategy Based on Column Similarity to Explore Weight Sparsity in RRAM-based NN Accelerator
par: Yang, Weiping, et autres
Publié: (2025)

Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration
par: Taka, Endri, et autres
Publié: (2025)

FlexNeRFer: A Multi-Dataflow, Adaptive Sparsity-Aware Accelerator for On-Device NeRF Rendering
par: Noh, Seock-Hwan, et autres
Publié: (2025)