Imagen de Portada

AIM: Software and Hardware Co-design for Architecture-level IR-drop Mitigation in High-performance PIM

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Zhang, Yuanpeng, Hu, Xing, Chen, Xi, Yuan, Zhihang, Li, Cong, Zhu, Jingchen, Wang, Zhao, Zhang, Chenguang, Si, Xin, Gao, Wei, Wu, Qiang, Wang, Runsheng, Sun, Guangyu
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Artificial Intelligence Machine Learning
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Inclusive-PIM: Hardware-Software Co-design for Broad Acceleration on Commercial PIM Architectures
por: Alsop, Johnathan, et al.
Publicado: (2023)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
por: Wang, Zhao, et al.
Publicado: (2021)

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
por: Zhang, Chenguang, et al.
Publicado: (2024)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
por: Li, Cong, et al.
Publicado: (2026)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
por: Lu, Tsung-Han, et al.
Publicado: (2025)

NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
por: Zhou, Zhe, et al.
Publicado: (2024)

MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors
por: You, Dean, et al.
Publicado: (2025)

Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity
por: Duan, Cenlin, et al.
Publicado: (2025)

Pathfinding Future PIM Architectures by Demystifying a Commercial PIM Technology
por: Hyun, Bongjoon, et al.
Publicado: (2023)

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
por: Zhang, Jian, et al.
Publicado: (2024)

SOLE: Hardware-Software Co-design of Softmax and LayerNorm for Efficient Transformer Inference
por: Wang, Wenxun, et al.
Publicado: (2025)

PIM-malloc: A Fast and Scalable Dynamic Memory Allocator for Processing-In-Memory (PIM) Architectures
por: Lee, Dongjae, et al.
Publicado: (2025)

Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity
por: Duan, Cenlin, et al.
Publicado: (2024)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
por: Tsai, Pei-Huan, et al.
Publicado: (2026)

PIM-LLM: A High-Throughput Hybrid PIM Architecture for 1-bit LLMs
por: Malekar, Jinendra, et al.
Publicado: (2025)

SoftmAP: Software-Hardware Co-design for Integer-Only Softmax on Associative Processors
por: Rakka, Mariam, et al.
Publicado: (2024)

LP-Spec: Leveraging LPDDR PIM for Efficient LLM Mobile Speculative Inference with Architecture-Dataflow Co-Optimization
por: He, Siyuan, et al.
Publicado: (2025)

LEAP: LLM Inference on Scalable PIM-NoC Architecture with Balanced Dataflow and Fine-Grained Parallelism
por: Wang, Yimin, et al.
Publicado: (2025)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
por: Hu, Guangyu, et al.
Publicado: (2026)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
por: Lu, Tsung-Han, et al.
Publicado: (2026)

SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design
por: Zhang, Haoyang, et al.
Publicado: (2025)

Annotated PIM Bibliography
por: Kogge, Peter M.
Publicado: (2026)

UpANNS: Enhancing Billion-Scale ANNS Efficiency with Real-World PIM Architecture
por: Chen, Sitian, et al.
Publicado: (2024)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
por: Kim, Dong Eun, et al.
Publicado: (2025)

Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
por: Zhu, Jingchen, et al.
Publicado: (2024)

CellE: Automated Standard Cell Library Extension via Equality Saturation
por: Ren, Yi, et al.
Publicado: (2026)

AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator
por: Xue, Chenhao, et al.
Publicado: (2026)

MixPE: Quantization and Hardware Co-design for Efficient LLM Inference
por: Zhang, Yu, et al.
Publicado: (2024)

Hardware Software Optimizations for Fast Model Recovery on Reconfigurable Architectures
por: Xu, Bin, et al.
Publicado: (2025)

RePart: Efficient Hypergraph Partitioning with Logic Replication Optimization for Multi-FPGA System
por: Fu, Zizhuo, et al.
Publicado: (2026)

The Quest for Reliable AI Accelerators: Cross-Layer Evaluation and Design Optimization
por: Li, Meng, et al.
Publicado: (2026)

LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
por: Miao, Mingkai, et al.
Publicado: (2026)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
por: Raj, Ritik, et al.
Publicado: (2025)

PIM-MMU: A Memory Management Unit for Accelerating Data Transfers in Commercial PIM Systems
por: Lee, Dongjae, et al.
Publicado: (2024)

Reconfigurable Stream Network Architecture
por: Wang, Chengyue, et al.
Publicado: (2024)

EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning
por: Hu, Guangyu, et al.
Publicado: (2026)

LOCALUT: Harnessing Capacity-Computation Tradeoffs for LUT-Based Inference in DRAM-PIM
por: Hong, Junguk, et al.
Publicado: (2026)

PIM-GPT: A Hybrid Process-in-Memory Accelerator for Autoregressive Transformers
por: Wu, Yuting, et al.
Publicado: (2023)

THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
por: Kanani, Alish, et al.
Publicado: (2025)

CIM-Tuner: Balancing the Compute and Storage Capacity of SRAM-CIM Accelerator via Hardware-mapping Co-exploration
por: Chen, Jinwu, et al.
Publicado: (2026)