Copertina

Scalable and Efficient Intra- and Inter-node Interconnection Networks for Post-Exascale Supercomputers and Data centers

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Tarraga-Moreno, Joaquin, Barley, Daniel, Munoz, Francisco J. Andujar, Escudero-Sahuquillo, Jesus, Froning, Holger, Garcia, Pedro Javier, Quiles, Francisco J., Duato, Jose
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

On the Impact of Intra-node Communication in the Performance of Supercomputer and Data Center Interconnection Networks
di: Tarraga-Moreno, Joaquin, et al.
Pubblicazione: (2025)

Improving Injection-Throttling Mechanisms for Congestion Control for Data-center and Supercomputer Interconnects
di: Olmedilla, Cristina, et al.
Pubblicazione: (2025)

Combined power management and congestion control in High-Speed Ethernet-based Networks for Supercomputers and Data Centers
di: de la Rosa, Miguel Sánchez, et al.
Pubblicazione: (2025)

Characterization of Real Communication Patterns and Congestion Dynamics in HPC Interconnection Networks
di: de La Rosa, Miguel Sánchez, et al.
Pubblicazione: (2026)

PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
di: Iff, Patrick, et al.
Pubblicazione: (2025)

PipeOrgan: Efficient Inter-operation Pipelining with Flexible Spatial Organization and Interconnects
di: Garg, Raveesh, et al.
Pubblicazione: (2024)

GraphMatch: Subgraph Query Processing on FPGAs
di: Dann, Jonas, et al.
Pubblicazione: (2024)

FoldedHexaTorus: An Inter-Chiplet Interconnect Topology for Chiplet-based Systems using Organic and Glass Substrates
di: Iff, Patrick, et al.
Pubblicazione: (2025)

Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
di: Feng, Yinxiao, et al.
Pubblicazione: (2024)

Walking Noise: On Layer-Specific Robustness of Neural Architectures against Noisy Computations and Associated Characteristic Learning Dynamics
di: Borras, Hendrik, et al.
Pubblicazione: (2022)

Chiplet Cloud: Building AI Supercomputers for Serving Large Generative Language Models
di: Peng, Huwan, et al.
Pubblicazione: (2023)

Pointer: An Energy-Efficient ReRAM-based Point Cloud Recognition Accelerator with Inter-layer and Intra-layer Optimizations
di: Zhang, Qijun, et al.
Pubblicazione: (2024)

Link Quality Aware Pathfinding for Chiplet Interconnects
di: Yen, Aaron, et al.
Pubblicazione: (2026)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
di: Wang, Xiaoke, et al.
Pubblicazione: (2026)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
di: Harlikar, Pracheta, et al.
Pubblicazione: (2025)

LLC Intra-set Write Balancing
di: Krishna, Keshav, et al.
Pubblicazione: (2024)

A Hybrid Delay Model for Interconnected Multi-Input Gates
di: Ferdowsi, Arman, et al.
Pubblicazione: (2024)

SPRING: Systematic Profiling of Randomly Interconnected Neural Networks Generated by HLS
di: Shi, Rui, et al.
Pubblicazione: (2025)

Designing Reconfigurable Interconnection Network of Heterogeneous Chiplets Using Kalman Filter
di: Biglari, Siamak, et al.
Pubblicazione: (2024)

Congestion Management in High-Performance Interconnection Networks Using Adaptive Routing Notifications
di: Rocher-Gonzalez, Jose, et al.
Pubblicazione: (2025)

A Linear-Time Algorithm for Steady-State Analysis of Electromigration in General Interconnects
di: Shohel, Mohammad Abdullah Al, et al.
Pubblicazione: (2021)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
di: Wang, Zhao, et al.
Pubblicazione: (2021)

ChipLight: Cross-Layer Optimization of Chiplet Design with Optical Interconnects for LLM Training
di: Bai, Kangbo, et al.
Pubblicazione: (2026)

relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
di: Rogenmoser, Michael, et al.
Pubblicazione: (2025)

Best Practices for Large Load Interconnections: A North American Perspective on Data Centers
di: Zahedi, Rafi, et al.
Pubblicazione: (2026)

Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
di: Zhao, Hongwei, et al.
Pubblicazione: (2025)

The BrainScaleS-2 multi-chip system: Interconnecting continuous-time neuromorphic compute substrates
di: Ilmberger, Joscha, et al.
Pubblicazione: (2025)

PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
di: Chong, Yue Jiet, et al.
Pubblicazione: (2025)

EXION: Exploiting Inter- and Intra-Iteration Output Sparsity for Diffusion Models
di: Heo, Jaehoon, et al.
Pubblicazione: (2025)

Design and Analysis of Approximate Hardware Accelerators for VVC Intra Angular Prediction
di: de Fraga, Lucas M. Leipnitz, et al.
Pubblicazione: (2025)

When Routers, Switches and Interconnects Compute: A processing-in-interconnect Paradigm for Scalable Neuromorphic AI
di: Srivatsav, Madhuvanthi, et al.
Pubblicazione: (2025)

A 0.96pJ/SOP, 30.23K-neuron/mm^2 Heterogeneous Neuromorphic Chip With Fullerene-like Interconnection Topology for Edge-AI Computing
di: Zhou, P. J., et al.
Pubblicazione: (2024)

Improving dynamic congestion isolation in data-center networks
di: Merino, Alberto, et al.
Pubblicazione: (2025)

D-Legion: A Scalable Many-Core Architecture for Accelerating Matrix Multiplication in Quantized LLMs
di: Abdelmaksoud, Ahmed J., et al.
Pubblicazione: (2026)

LEXI: Lossless Exponent Coding for Efficient Inter-Chiplet Communication in Hybrid LLMs
di: Sun, Miao, et al.
Pubblicazione: (2026)

An Introduction to the Compute Express Link (CXL) Interconnect
di: Sharma, Debendra Das, et al.
Pubblicazione: (2023)

Gem5-AcceSys: Enabling System-Level Exploration of Standard Interconnects for Novel Accelerators
di: Liu, Qunyou, et al.
Pubblicazione: (2025)

Q-Fly: An Optical Interconnect for Modular Quantum Computers
di: Sakuma, Daisuke, et al.
Pubblicazione: (2024)

QED: Scalable Verification of Hardware Memory Consistency
di: Ravi, Gokulan, et al.
Pubblicazione: (2024)

A Statically and Dynamically Scalable Soft GPGPU
di: Langhammer, Martin, et al.
Pubblicazione: (2024)