Cover Image

Improving Injection-Throttling Mechanisms for Congestion Control for Data-center and Supercomputer Interconnects

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Olmedilla, Cristina, Escudero-Sahuquillo, Jesus, Garcia, Pedro J., Quiles, Francisco J., Duato, Jose
Format:	Preprint
Published:	2025
Subjects:	Networking and Internet Architecture Hardware Architecture C.2; C.4
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Characterization of Real Communication Patterns and Congestion Dynamics in HPC Interconnection Networks
by: de La Rosa, Miguel Sánchez, et al.
Published: (2026)

Scalable and Efficient Intra- and Inter-node Interconnection Networks for Post-Exascale Supercomputers and Data centers
by: Tarraga-Moreno, Joaquin, et al.
Published: (2025)

On the Impact of Intra-node Communication in the Performance of Supercomputer and Data Center Interconnection Networks
by: Tarraga-Moreno, Joaquin, et al.
Published: (2025)

Exploring GPU-to-GPU Communication: Insights into Supercomputer Interconnects
by: De Sensi, Daniele, et al.
Published: (2024)

On the Power Saving in High-Speed Ethernet-based Networks for Supercomputers and Data Centers
by: de la Rosa, Miguel Sánchez, et al.
Published: (2025)

Congestion Management in High-Performance Interconnection Networks Using Adaptive Routing Notifications
by: Rocher-Gonzalez, Jose, et al.
Published: (2025)

Improving dynamic congestion isolation in data-center networks
by: Merino, Alberto, et al.
Published: (2025)

Combined power management and congestion control in High-Speed Ethernet-based Networks for Supercomputers and Data Centers
by: de la Rosa, Miguel Sánchez, et al.
Published: (2025)

Fast and Fusiest: An Optimal Fusion-Aware Mapper for Accelerator Design
by: Andrulis, Tanner, et al.
Published: (2026)

The Turbo-Charged Mapper: Fast and Optimal Mapping for Energy-efficient and Low-latency Accelerator Design
by: Gilbert, Michael, et al.
Published: (2026)

Ten-Four: An Open-Source Fused Dot Product Unit for Mixed-Precision GPGPU Tensor Cores
by: Rout, Nikhil, et al.
Published: (2025)

GDEV-AI: A Generalized Evaluation of Deep Learning Inference Scaling and Architectural Saturation
by: Palaniappan, Kathiravan
Published: (2026)

Factor Machine: Mixed-signal Architecture for Fine-Grained Graph-Based Computing
by: Dudek, Piotr
Published: (2024)

Hardware/Algorithm Co-design for Real-Time I/O Control with Improved Timing Accuracy and Robustness
by: Jiang, Zhe, et al.
Published: (2024)

A Comparative Analysis of ARM and x86-64 Laptop-Class Processors: Architecture, Assembly-Level Performance, and Energy Efficiency
by: Özyılmaz, Mustafa Mert
Published: (2026)

OLAF: Programmable Data Plane Acceleration for Asynchronous Distributed Reinforcement Learning
by: Krishna, Nehal Baganal, et al.
Published: (2025)

SDT: Cutting Datacenter Tax Through Simultaneous Data-Delivery Threads
by: Mamandipoor, Amin, et al.
Published: (2025)

RoCE BALBOA: Service-enhanced Data Center RDMA for SmartNICs
by: Heer, Maximilian Jakob, et al.
Published: (2025)

Shape-Optimized Electrooptic Beam Scanners: Experiment
by: Fang, Jennifer C., et al.
Published: (2024)

Disaggregated Architectures and the Redesign of Data Center Ecosystems: Scheduling, Pooling, and Infrastructure Trade-offs
by: Guo, Chao, et al.
Published: (2025)

LACIN: Linearly Arranged Complete Interconnection Networks
by: Beivide, Ramón, et al.
Published: (2026)

When Routers, Switches and Interconnects Compute: A processing-in-interconnect Paradigm for Scalable Neuromorphic AI
by: Srivatsav, Madhuvanthi, et al.
Published: (2025)

CLIPGen: A Chiplet Link IP Modeling and Generation Framework for 2.5D Architecture Exploration
by: Zhu, Zhengping, et al.
Published: (2026)

Towards Automated and Predictive Network-Level Energy Profiling in Reconfigurable IoT Systems
by: Bocus, Mohammud J., et al.
Published: (2025)

Towards an Efficient Combination of Adaptive Routing and Queuing Schemes in Fat-Tree Topologies
by: Rocher-Gonzalez, Jose, et al.
Published: (2025)

UB-Mesh: a Hierarchically Localized nD-FullMesh Datacenter Network Architecture
by: Liao, Heng, et al.
Published: (2025)

Enabling Agile Ambient IoT Networking via a Parameterized Hybrid Radio
by: Lei, Jiazhen, et al.
Published: (2026)

FlexCross: High-Speed and Flexible Packet Processing via a Crosspoint-Queued Crossbar
by: Zyla, Klajd, et al.
Published: (2024)

DMSA: A Decentralized Microservice Architecture for Edge Networks
by: Chen, Yuang, et al.
Published: (2025)

Learning Cache Coherence Traffic for NoC Routing Design
by: Xiong, Guochu, et al.
Published: (2025)

OffRAC: Offloading Through Remote Accelerator Calls
by: Yang, Ziyi, et al.
Published: (2025)

Scaling Routers with In-Package Optics and High-Bandwidth Memories
by: Keslassy, Isaac, et al.
Published: (2026)

A Scalable Resource Management Layer for FPGA SoCs in 6G Radio Units
by: Bartzoudis, Nikolaos, et al.
Published: (2025)

Kugelblitz: Executable, Cost-Aware Design-Space Exploration for Programmable Packet Pipelines
by: Ageev, Artem, et al.
Published: (2023)

Synapse: Virtualizing Match Tables in Programmable Hardware
by: Lahmer, Seyyidahmed, et al.
Published: (2025)

Extracting TCPIP Headers at High Speed for the Anonymized Network Traffic Graph Challenge
by: Han, Zhaoyang, et al.
Published: (2024)

Memory-efficient Sketch Acceleration for Handling Large Network Flows on FPGAs
by: Han, Zhaoyang, et al.
Published: (2025)

SPAC: Automating FPGA-based Network Switches with Protocol Adaptive Customization
by: Li, Guoyu, et al.
Published: (2026)

A Protocol-Independent Transport Architecture
by: Mohammadtaheri, Kimiya, et al.
Published: (2026)

Arcalis: Accelerating Remote Procedure Calls Using a Lightweight Near-Cache Solution
by: Umeike, Johnson, et al.
Published: (2026)