Imagen de Portada

NeuroFlex: Column-Exact ANN-SNN Co-Execution Accelerator with Cost-Guided Scheduling

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Manjunath, Varun, Ramesh, Pranav, Srinivasan, Gopalakrishnan
Formato:	Preprint
Publicado:	2025
Materias:	Neural and Evolutionary Computing Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

FlexNN: A Dataflow-aware Flexible Deep Learning Accelerator for Energy-Efficient Edge Devices
por: Raha, Arnab, et al.
Publicado: (2024)

PASCAL: Precise and Efficient ANN- SNN Conversion using Spike Accumulation and Adaptive Layerwise Activation
por: Ramesh, Pranav, et al.
Publicado: (2025)

Functional Stability of Software-Hardware Neural Network Implementation The NeuroComp Project
por: Oleksii, Bychkov, et al.
Publicado: (2025)

Spiking Transformer Hardware Accelerators in 3D Integration
por: Xu, Boxun, et al.
Publicado: (2024)

Reducing ADC Front-end Costs During Training of On-sensor Printed Multilayer Perceptrons
por: Afentaki, Florentia, et al.
Publicado: (2024)

FeNN-DMA: A RISC-V SoC for SNN acceleration
por: Aizaz, Zainab, et al.
Publicado: (2025)

A Deep Neural Network Deployment Based on Resistive Memory Accelerator Simulation
por: Maram, Tejaswanth Reddy, et al.
Publicado: (2023)

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
por: Kumar, Sonu, et al.
Publicado: (2025)

A Reconfigurable Stream-Based FPGA Accelerator for Bayesian Confidence Propagation Neural Networks
por: Hafiz, Muhammad Ihsan Al, et al.
Publicado: (2025)

UniSpike: Accelerating Spiking Neural Networks on Neuromorphic Systems via Eliminating Address Redundancy
por: Xing, Qinghui, et al.
Publicado: (2026)

Flexi-NeurA: A Configurable Neuromorphic Accelerator with Adaptive Bit-Precision Exploration for Edge SNNs
por: Farahani, Mohammad, et al.
Publicado: (2026)

SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
por: Gunawardana, Kanishka, et al.
Publicado: (2026)

RAMAN: Resource-efficient ApproxiMate Posit Processing for Algorithm-Hardware Co-desigN
por: Khan, Mohd Faisal, et al.
Publicado: (2025)

SparrowSNN: A Hardware/software Co-design for Energy Efficient ECG Classification
por: Yan, Zhanglu, et al.
Publicado: (2024)

Towards Topology-Aware Very Large-Scale Photonic AI Accelerators
por: Jahannia, Belal, et al.
Publicado: (2026)

SpikeX: Exploring Accelerator Architecture and Network-Hardware Co-Optimization for Sparse Spiking Neural Networks
por: Xu, Boxun, et al.
Publicado: (2025)

Energy-efficient SNN Architecture using 3nm FinFET Multiport SRAM-based CIM with Online Learning
por: Huijbregts, Lucas, et al.
Publicado: (2024)

Catwalk: Unary Top-K for Efficient Ramp-No-Leak Neuron Design for Temporal Neural Networks
por: Lister, Devon, et al.
Publicado: (2025)

A Quarter of a Century of Neuromorphic Architectures on FPGAs -- an Overview
por: Szczerek, Wiktor J., et al.
Publicado: (2025)

E2ATST: A Temporal-Spatial Optimized Energy-Efficient Architecture for Training Spiking Transformer
por: Ma, Yunhao, et al.
Publicado: (2025)

IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons
por: Szczerek, Wiktor J., et al.
Publicado: (2025)

Hardware-Aware Model Design and Training of Silicon-based Analog Neural Networks
por: Filippeschi, Giulio, et al.
Publicado: (2025)

Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons
por: Kimura, Nanako, et al.
Publicado: (2024)

Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning
por: Ma, De, et al.
Publicado: (2023)

Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing
por: Yousefzadeh, Amirreza, et al.
Publicado: (2026)

SAGA: Synthesis Augmentation with Genetic Algorithms for In-Memory Sequence Optimization
por: Robins, Andey, et al.
Publicado: (2024)

Automated Placement of Analog Integrated Circuits using Priority-based Constructive Heuristic
por: Grus, Josef, et al.
Publicado: (2024)

An Efficient Multicast Addressing Encoding Scheme for Multi-Core Neuromorphic Processors
por: Su, Zhe, et al.
Publicado: (2024)

Variability-Aware Approximate Circuit Synthesis via Genetic Optimization
por: Balaskas, Konstantinos, et al.
Publicado: (2023)

Wet TinyML: Chemical Neural Network Using Gene Regulation and Cell Plasticity
por: Somathilaka, Samitha, et al.
Publicado: (2024)

YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
por: Pachideh, Brian, et al.
Publicado: (2026)

A 0.5-V Linear Neuromorphic Voltage-to-Spike Encoder Using a Bulk-Driven Transconductor
por: Akbari, Meysam, et al.
Publicado: (2026)

Core Placement Optimization of Many-core Brain-Inspired Near-Storage Systems for Spiking Neural Network Training
por: Zhu, Xueke, et al.
Publicado: (2024)

A Case for Hypergraphs to Model and Map SNNs on Neuromorphic Hardware
por: Ronzani, Marco, et al.
Publicado: (2026)

HENNC: Hardware Engine for Artificial Neural Network-based Chaotic Oscillators
por: Vaziri, Mobin, et al.
Publicado: (2024)

EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration
por: Zhang, Haoyi, et al.
Publicado: (2024)

Analysis of a Memcapacitor-Based for Neural Network Accelerator Framework
por: Singh, Ankur, et al.
Publicado: (2025)

Trilinear Compute-in-Memory Architecture for Energy-Efficient Transformer Acceleration
por: Mia, Md Zesun Ahmed, et al.
Publicado: (2026)

When Spike Sparsity Does Not Translate to Deployed Cost: VS-WNO on Jetson Orin Nano
por: Yoo, Jason, et al.
Publicado: (2026)

SRAM-Based Compute-in-Memory Accelerator for Linear-decay Spiking Neural Networks
por: Shang, Hongyang, et al.
Publicado: (2026)