Copertina

YAP+: Pad-Layout-Aware Yield Modeling and Simulation for Hybrid Bonding

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Chen, Zhichao, Gupta, Puneet
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Materials Science
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Link Quality Aware Pathfinding for Chiplet Interconnects
di: Yen, Aaron, et al.
Pubblicazione: (2026)

CIMPool: Scalable Neural Network Acceleration for Compute-In-Memory using Weight Pools
di: Li, Shurui, et al.
Pubblicazione: (2025)

Record Acceleration of the Two-Dimensional Ising Model Using High-Performance Wafer Scale Engine
di: Van Essendelft, Dirk, et al.
Pubblicazione: (2024)

ChipletPart: Cost-Aware Partitioning for 2.5D Systems
di: Graening, Alexander, et al.
Pubblicazione: (2025)

Emerging 2D Materials for Beyond von Neumann Computing: A Perspective
di: Banad, Yaser
Pubblicazione: (2026)

Efficient VQ-QAT and Mixed Vector/Linear quantized Neural Networks
di: Gou, Terry, et al.
Pubblicazione: (2026)

CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems
di: Graening, Alexander, et al.
Pubblicazione: (2025)

An Extended Study of Gear-Ratio-Aware Standard Cell Layout Generation for DTCO Exploration
di: Cheng, Chung-Kuan, et al.
Pubblicazione: (2026)

LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design
di: Liu, Bingyang, et al.
Pubblicazione: (2024)

FPGA-Based Material Testing Machine Controller
di: Hambardzumyan, Arev, et al.
Pubblicazione: (2025)

Quantum Sequential Circuits
di: Wang, D. -S.
Pubblicazione: (2026)

Network Design for Wafer-Scale Systems with Wafer-on-Wafer Hybrid Bonding
di: Iff, Patrick, et al.
Pubblicazione: (2026)

TMA-Adaptive FP8 Grouped GEMM: Eliminating Padding Requirements in Low-Precision Training and Inference on Hopper
di: Su, Zhongling, et al.
Pubblicazione: (2025)

ALIGN: A System for Automating Analog Layout
di: Dhar, Tonmoy, et al.
Pubblicazione: (2020)

FRED: Flexible REduction-Distribution Interconnect and Communication Implementation for Wafer-Scale Distributed Training of DNN Models
di: Rashidi, Saeed, et al.
Pubblicazione: (2024)

MXFormer: A Microscaling Floating-Point Charge-Trap Transistor Compute-in-Memory Transformer Accelerator
di: Karfakis, George, et al.
Pubblicazione: (2026)

OpenYield: An Open-Source SRAM Yield Analysis and Optimization Benchmark Suite
di: Shen, Shan, et al.
Pubblicazione: (2025)

LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization
di: Di, Zhixiong, et al.
Pubblicazione: (2023)

AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
di: Qin, Xian Rong, et al.
Pubblicazione: (2026)

An Irredundant and Compressed Data Layout to Optimize Bandwidth Utilization of FPGA Accelerators
di: Ferry, Corentin, et al.
Pubblicazione: (2024)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
di: Li, Wenkai, et al.
Pubblicazione: (2025)

HeLEx: A Heterogeneous Layout Explorer for Spatial Elastic Coarse-Grained Reconfigurable Arrays
di: Du, Alan Jia Bao, et al.
Pubblicazione: (2025)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
di: Xia, Yuhuan, et al.
Pubblicazione: (2026)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
di: Hu, Guangyu, et al.
Pubblicazione: (2026)

Modeling and Simulating Emerging Memory Technologies: A Tutorial
di: Chen, Yun-Chih, et al.
Pubblicazione: (2025)

Managing Hybrid Solid-State Drives Using Large Language Models
di: Wei, Qian, et al.
Pubblicazione: (2025)

Certificate-Aware Property-Directed Reachability
di: Ferdowsi, Arman, et al.
Pubblicazione: (2026)

An Optimal Alignment-Driven Iterative Closed-Loop Convergence Framework for High-Performance Ultra-Large Scale Layout Pattern Clustering
di: Liu, Shuo
Pubblicazione: (2025)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
di: Ho, Chia-Tung, et al.
Pubblicazione: (2024)

No One-Size-Fits-All: A Workload-Driven Characterization of Bit-Parallel vs. Bit-Serial Data Layouts for Processing-using-Memory
di: Zhang, Jingyao, et al.
Pubblicazione: (2025)

Hybrid Photonic-digital Accelerator for Attention Mechanism
di: Li, Huize, et al.
Pubblicazione: (2025)

COFFEE: A Carbon-Modeling and Optimization Framework for HZO-based FeFET eNVMs
di: Wu, Hongbang, et al.
Pubblicazione: (2026)

Computing-In-Memory Aware Model Adaption For Edge Devices
di: Lin, Ming-Han, et al.
Pubblicazione: (2025)

A Hybrid Delay Model for Interconnected Multi-Input Gates
di: Ferdowsi, Arman, et al.
Pubblicazione: (2024)

Utilizing Layout Effects for Analog Logic Locking
di: Aljafar, Muayad J., et al.
Pubblicazione: (2024)

CKTSO: High-Performance Parallel Sparse Linear Solver for General Circuit Simulations
di: Chen, Xiaoming
Pubblicazione: (2024)

CLASS: A Controller-Centric Layout Synthesizer for Dynamic Quantum Circuits
di: Chen, Yu, et al.
Pubblicazione: (2025)

TaiBai: A fully programmable brain-inspired processor with topology-aware efficiency
di: Li, Qianpeng, et al.
Pubblicazione: (2025)

NEURAL: An Elastic Neuromorphic Architecture with Hybrid Data-Event Execution and On-the-fly Attention Dataflow
di: Chen, Yuehai, et al.
Pubblicazione: (2025)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
di: Chen, Lu, et al.
Pubblicazione: (2025)