DRACO: Co-design for DSP-Efficient Rigid Body Dynamics Accelerator

Documenti analoghi

• FLEX: Leveraging FPGA-CPU Synergy for Mixed-Cell-Height Legalization Acceleration
  di: Liu, Xingyu, et al.
  Pubblicazione: (2025)
• HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantization
  di: Zhang, Yipu, et al.
  Pubblicazione: (2025)
• SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Devices
  di: Zhang, Yipu, et al.
  Pubblicazione: (2025)
• VersaQ-3D: A Reconfigurable Accelerator Enabling Feed-Forward and Generalizable 3D Reconstruction via Versatile Quantization
  di: Zhang, Yipu, et al.
  Pubblicazione: (2026)
• SpeedLLM: An FPGA Co-design of Large Language Model Inference Accelerator
  di: Wang, Peipei, et al.
  Pubblicazione: (2025)