Cover Image

FsimNNs: An Open-Source Graph Neural Network Platform for SEU Simulation-based Fault Injection

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Lu, Li, Wen, Jianan, Krstic, Milos
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Laser Fault Injection Attacks against Radiation Tolerant TMR Registers
by: Petryk, Dmytro, et al.
Published: (2024)

Extend IVerilog to Support Batch RTL Fault Simulation
by: Tang, Jiaping, et al.
Published: (2025)

Not All Faults Are Equal: Transient-Fault Sensitivity Characterization of an Open-Source RISC-V Vector Cluster
by: Cai, Maoyuan, et al.
Published: (2026)

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL
by: Sehm, Robin, et al.
Published: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Platform for TinyAI Applications
by: Machetti, Simone, et al.
Published: (2025)

Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection
by: Rogenmoser, Michael, et al.
Published: (2026)

Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
by: Masar, Filip, et al.
Published: (2025)

Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
by: Zhao, Hongwei, et al.
Published: (2025)

A Reconfigurable Approximate Computing RISC-V Platform for Fault-Tolerant Applications
by: Delavari, Arvin, et al.
Published: (2024)

OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler
by: Zhou, Yiqi, et al.
Published: (2026)

Analysis of Single Event Induced Bit Faults in a Deep Neural Network Accelerator Pipeline
by: Jonckers, Naïn, et al.
Published: (2025)

RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule
by: Tang, Jiaping, et al.
Published: (2025)

EEspice: A Modular Circuit Simulation Platform with Parallel Device Model Evaluation via Graph Coloring
by: Bao, Xuanhao, et al.
Published: (2026)

OpenYield: An Open-Source SRAM Yield Analysis and Optimization Benchmark Suite
by: Shen, Shan, et al.
Published: (2025)

Bit-Flip Fault Attack: Crushing Graph Neural Networks via Gradual Bit Search
by: Abharian, Sanaz Kazemi, et al.
Published: (2025)

A Fully-Configurable Open-Source Software-Defined Digital Quantized Spiking Neural Core Architecture
by: Matinizadeh, Shadi, et al.
Published: (2024)

SSRESF: Sensitivity-aware Single-particle Radiation Effects Simulation Framework in SoC Platforms based on SVM Algorithm
by: Liu, Meng, et al.
Published: (2024)

DRIFT: Harnessing Inherent Fault Tolerance for Efficient and Reliable Diffusion Model Inference
by: Wen, Jinqi, et al.
Published: (2026)

An ECC-based Fault Tolerance Approach for DNNs
by: Raji, Mohsen, et al.
Published: (2025)

RESQ: A Unified Framework for REliability- and Security Enhancement of Quantized Deep Neural Networks
by: Mohammadi, Ali Soltan, et al.
Published: (2026)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
by: Koenig, Cyril, et al.
Published: (2025)

GDR-HGNN: A Heterogeneous Graph Neural Networks Accelerator Frontend with Graph Decoupling and Recoupling
by: Xue, Runzhen, et al.
Published: (2024)

CRAFT: Characterizing and Root-Causing Fault Injection Threats at Pre-Silicon
by: Malik, Arsalan Ali, et al.
Published: (2025)

OpenEarable ExG: Open-Source Hardware for Ear-Based Biopotential Sensing Applications
by: Lepold, Philipp, et al.
Published: (2024)

FETTA: Flexible and Efficient Hardware Accelerator for Tensorized Neural Network Training
by: Lu, Jinming, et al.
Published: (2025)

Monitor Placement for Fault Localization in Deep Neural Network Accelerators
by: Liu, Wei-Kai
Published: (2023)

Toward Open-Source Chiplets for HPC and AI: Occamy and Beyond
by: Scheffler, Paul, et al.
Published: (2025)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
by: Tang, Jiaping, et al.
Published: (2025)

Croc: An End-to-End Open-Source Extensible RISC-V MCU Platform to Democratize Silicon
by: Sauter, Phillippe, et al.
Published: (2025)

Look-Up Table based Neural Network Hardware
by: Sen, Ovishake, et al.
Published: (2024)

The Open-Source BlackParrot-BedRock Cache Coherence System
by: Wyse, Mark Unruh
Published: (2025)

Algorithmic Strategies for Sustainable Reuse of Neural Network Accelerators with Permanent Faults
by: Alama, Youssef A. Ait, et al.
Published: (2024)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
by: Liu, Shang, et al.
Published: (2025)

Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC
by: Sauter, Phillippe, et al.
Published: (2024)

From PyTorch to Calyx: An Open-Source Compiler Toolchain for ML Accelerators
by: Xie, Jiahan, et al.
Published: (2025)

Oobleck: Low-Compromise Design for Fault Tolerant Accelerators
by: Wilks, Guy, et al.
Published: (2025)

A Survey on LUT-based Deep Neural Networks Implemented in FPGAs
by: Guo, Zeyu
Published: (2025)

LintLLM: An Open-Source Verilog Linting Framework Based on Large Language Models
by: Fang, Zhigang, et al.
Published: (2025)

"Test, Build, Deploy" -- A CI/CD Framework for Open-Source Hardware Designs
by: Deutschbein, Calvin, et al.
Published: (2025)

LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration
by: Youssef, Ismael, et al.
Published: (2025)