Imagen de Portada

A Compilation Framework for Quantum Circuits with Mid-Circuit Measurement Error Awareness

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Zhong, Ming, Zhang, Zhemin, Ren, Xiangyu, Zhu, Chenghong, Niu, Siyuan, Liang, Zhiding
Formato:	Preprint
Publicado:	2025
Materias:	Quantum Physics Hardware Architecture C.1.3; D.3.4
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
por: Qu, Songyun, et al.
Publicado: (2024)

Ember: A Compiler for Efficient Embedding Operations on Decoupled Access-Execute Architectures
por: Siracusa, Marco, et al.
Publicado: (2025)

Kernel Looping: Eliminating Synchronization Boundaries for Peak Inference Performance
por: Koeplinger, David, et al.
Publicado: (2024)

Optimization of 32-bit Unsigned Division by Constants on 64-bit Targets
por: Mitsunari, Shigeo, et al.
Publicado: (2026)

Weight Block Sparsity: Training, Compilation, and AI Engine Accelerators
por: D'Alberto, Paolo, et al.
Publicado: (2024)

Optimizing Tensor Train Decomposition in DNNs for RISC-V Architectures Using Design Space Exploration and Compiler Optimizations
por: Anthimopoulos, Theologos, et al.
Publicado: (2026)

Vectorization of Verilog Designs and its Effects on Verification and Synthesis
por: Guimarães, Maria Fernanda Oliveira, et al.
Publicado: (2026)

Suppressing the Erasure Error of Fusion Operation in Photonic Quantum Computing
por: Ren, Xiangyu, et al.
Publicado: (2026)

Inside VOLT: Designing an Open-Source GPU Compiler
por: Jeong, Shinnung, et al.
Publicado: (2025)

Compiler Framework for Directional Transport in Zoned Neutral Atom Systems with AOD Assistance: A Hybrid Remote CZ Approach
por: Kong, Lingyi, et al.
Publicado: (2026)

Deep Recommender Models Inference: Automatic Asymmetric Data Flow Optimization
por: Ruggeri, Giuseppe, et al.
Publicado: (2025)

Make LLM Inference Affordable to Everyone: Augmenting GPU Memory with NDP-DIMM
por: Liu, Lian, et al.
Publicado: (2025)

A Scalable and Robust Compilation Framework for Emitter-Photonic Graph State
por: Ren, Xiangyu, et al.
Publicado: (2025)

Tackling Coherent Noise in Quantum Computing via Cross-Layer Compiler Optimization
por: Ren, Xiangyu, et al.
Publicado: (2024)

Fast and Practical Strassen's Matrix Multiplication using FPGAs
por: Ahmad, Afzal, et al.
Publicado: (2024)

Non-interfering On-line and In-field SoC Testing
por: Strauch, Tobias
Publicado: (2024)

Bottom-Up Generation of Verilog Designs for Testing EDA Tools
por: Vieira, João Victor Amorim, et al.
Publicado: (2025)

MEDEA: A Design-Time Multi-Objective Manager for Energy-Efficient DNN Inference on Heterogeneous Ultra-Low Power Platforms
por: Taji, Hossein, et al.
Publicado: (2025)

A Hardware-Aware Gate Cutting Framework for Practical Quantum Circuit Knitting
por: Ren, Xiangyu, et al.
Publicado: (2024)

AXI4MLIR: User-Driven Automatic Host Code Generation for Custom AXI-Based Accelerators
por: Agostini, Nicolas Bohm, et al.
Publicado: (2023)

Compiler Testing With Relaxed Memory Models
por: Geeson, Luke, et al.
Publicado: (2023)

Noncontact Multi-Point Vital Sign Monitoring with mmWave MIMO Radar
por: Ren, Wei, et al.
Publicado: (2024)

Weak Memory Demands Model-based Compiler Testing
por: Geeson, Luke
Publicado: (2024)

Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories
por: Lee, Ming-Yen, et al.
Publicado: (2025)

HERMES: High-Performance RISC-V Memory Hierarchy for ML Workloads
por: Suryadevara, Pranav
Publicado: (2025)

Toward a Universal GPU Instruction Set Architecture: A Cross-Vendor Analysis of Hardware-Invariant Computational Primitives in Parallel Processors
por: Abraham, Ojima, et al.
Publicado: (2026)

OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
por: Lebold, Denis, et al.
Publicado: (2026)

SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
por: Parameshwara, Arya
Publicado: (2025)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
por: Zhang, Yuhan, et al.
Publicado: (2026)

SambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts
por: Prabhakar, Raghu, et al.
Publicado: (2024)

Hardware/Algorithm Co-design for Real-Time I/O Control with Improved Timing Accuracy and Robustness
por: Jiang, Zhe, et al.
Publicado: (2024)

MESC: Re-thinking Algorithmic Priority and/or Criticality Inversions for Heterogeneous MCSs
por: Guan, Jiapeng, et al.
Publicado: (2024)

Janus: Compiler-Based Defense Against Transient Execution Attacks Using ARM Hardware Primitives
por: Ouyang, Ciyan, et al.
Publicado: (2026)

FREESS: An Educational Simulator of a RISC-V-Inspired Superscalar Processor Based on Tomasulo's Algorithm
por: Giorgi, Roberto
Publicado: (2025)

The Configuration Wall: Characterization and Elimination of Accelerator Configuration Overhead
por: Van Delm, Josse, et al.
Publicado: (2025)

RowHammer Vulnerability Counter (RVC): Redefining RowHammer Detection with Victim-Centric Tracking
por: Jain, Lavi, et al.
Publicado: (2026)

Designing Approximate Arithmetic Circuits with Combined Error Constraints
por: Češka, Milan, et al.
Publicado: (2022)

Revelator: Rapid Data Fetching via OS-Driven Hash-based Speculative Address Translation
por: Kanellopoulos, Konstantinos, et al.
Publicado: (2025)

C for a tiny system
por: Krause, Philipp Klaus, et al.
Publicado: (2020)

Soft Error Probability Estimation of Nano-scale Combinational Circuits
por: Jockar, Ali, et al.
Publicado: (2025)