Design of A Low-Latency and Parallelizable SVD Dataflow Architecture on FPGA

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Du, Fangqiang, Chong, Sixuan, Huang, Zixuan, Qin, Rui, Mi, Fengnan, Hu, Caibao, Chen, Jiangang
Format:	Preprint
Published:	2025
Subjects:	Distributed, Parallel, and Cluster Computing Signal Processing
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2511.12461