Imagen de Portada

On the Excitability of Ultra-Low-Power CMOS Analog Spiking Neurons

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Van Brandt, Léopold, Brandsteert, Grégoire, Flandre, Denis
Formato:	Preprint
Publicado:	2025
Materias:	Statistical Mechanics Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Variability-Aware Noise-Induced Dynamic Instability of Ultra-Low-Voltage SRAM Bitcells
por: Van Brandt, Léopold, et al.
Publicado: (2024)

Stochastic Nonlinear Dynamical Modelling of SRAM Bitcells in Retention Mode
por: Van Brandt, Léopold, et al.
Publicado: (2024)

Energy-Time-Accuracy Tradeoffs in Thermodynamic Computing
por: Rolandi, Alberto, et al.
Publicado: (2026)

A 1.1- / 0.9-nA Temperature-Independent 213- / 565-ppm/$^\circ$C Self-Biased CMOS-Only Current Reference in 65-nm Bulk and 22-nm FDSOI
por: Lefebvre, Martin, et al.
Publicado: (2023)

Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons
por: Kimura, Nanako, et al.
Publicado: (2024)

Metastable Dynamical Computing with Energy Landscapes: A Primer
por: Pratt, Christian Z., et al.
Publicado: (2026)

Microcanonical simulated annealing: Massively parallel Monte Carlo simulations with sporadic random-number generation
por: Bernaschi, M., et al.
Publicado: (2025)

Uncontrolled learning: co-design of neuromorphic hardware topology for neuromorphic algorithms
por: Barrows, Frank, et al.
Publicado: (2024)

Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
por: Song, Zihang, et al.
Publicado: (2024)

Design and Performance Analysis of an Ultra-Low Power Integrate-and-Fire Neuron Circuit Using Nanoscale Side-contacted Field Effect Diode Technology
por: Motaman, Seyedmohamadjavad, et al.
Publicado: (2024)

Ultra Low-Power SDM-based Circuit-Switching for Networks-on-Chip
por: Zaeemi, Meysam, et al.
Publicado: (2026)

A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
por: Yang, Junyi, et al.
Publicado: (2025)

Enhanced Hybrid Temporal Computing Using Deterministic Summations for Ultra-Low-Power Accelerators
por: Sachdeva, Sachin, et al.
Publicado: (2025)

PELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors
por: Ottaviano, Alessandro, et al.
Publicado: (2023)

Benchmarking Ultra-Low-Power $μ$NPUs
por: Millar, Josh, et al.
Publicado: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
por: Machetti, Simone, et al.
Publicado: (2024)

Efficient CMOS Invertible Logic Using Stochastic Computing
por: Smithson, Sean C., et al.
Publicado: (2026)

Ultra-Low-Power Spiking Neurons in 7 nm FinFET Technology: A Comparative Analysis of Leaky Integrate-and-Fire, Morris-Lecar, and Axon-Hillock Architectures
por: Larsh, Logan, et al.
Publicado: (2025)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
por: Li, Jintao, et al.
Publicado: (2024)

Shooting Neutrons at Neurons: Radiation Testing of a Spiking Neural Network on Flash-Based FPGAs
por: Nijsink, Wim, et al.
Publicado: (2026)

A Multi-Stage Potts Machine based on Coupled CMOS Ring Oscillators
por: Gonul, Yilmaz Ege, et al.
Publicado: (2025)

Architecture, Simulation and Software Stack to Support Post-CMOS Accelerators: The ARCHYTAS Project
por: Agosta, Giovanni, et al.
Publicado: (2025)

An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
por: Alorda, Bartomeu, et al.
Publicado: (2024)

AI-Powered Agile Analog Circuit Design and Optimization
por: Hu, Jinhai, et al.
Publicado: (2025)

AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
por: Qin, Xian Rong, et al.
Publicado: (2026)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
por: Manoni, Simone, et al.
Publicado: (2025)

A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
por: Torrens, Gabriel, et al.
Publicado: (2024)

ALIGN: A System for Automating Analog Layout
por: Dhar, Tonmoy, et al.
Publicado: (2020)

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology
por: Rizzo, Tommaso, et al.
Publicado: (2024)

A Compact, Low Power Transprecision ALU for Smart Edge Devices
por: Dube, Ayushi, et al.
Publicado: (2025)

IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons
por: Szczerek, Wiktor J., et al.
Publicado: (2025)

A Lightweight Architecture for Real-Time Neuronal-Spike Classification
por: Siddiqi, Muhammad Ali, et al.
Publicado: (2023)

An Efficient Sparse Hardware Accelerator for Spike-Driven Transformer
por: Li, Zhengke, et al.
Publicado: (2025)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
por: Scheffler, Paul, et al.
Publicado: (2024)

A Low-Power Sparse Deep Learning Accelerator with Optimized Data Reuse
por: Hsu, Kai-Chieh, et al.
Publicado: (2025)

Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs
por: Bochem, Severin, et al.
Publicado: (2024)

Multi-Objective Optimization for Common-Centroid Placement of Analog Transistors
por: Maji, Supriyo, et al.
Publicado: (2024)

Investigating Energy Bounds of Analog Compute-in-Memory with Local Normalization
por: Rojkov, Brian, et al.
Publicado: (2026)

Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
por: Wei, Chiyue, et al.
Publicado: (2025)

MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication
por: Perotti, Matteo, et al.
Publicado: (2024)