:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Helaly, Abdelrahman, Sakr, Nourhan, Madkour, Kareem, Torunoglu, Ilhami
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Machine Learning
Acceso en línea:	https://arxiv.org/abs/2511.16374
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation
por: Kim, Hyunmog
Publicado: (2026)

GNNBuilder: An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
por: Abi-Karam, Stefan, et al.
Publicado: (2023)

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
por: Fang, Wenji, et al.
Publicado: (2025)

Intelligent4DSE: Optimizing High-Level Synthesis Design Space Exploration with Graph Neural Networks and Large Language Models
por: Xu, Lei, et al.
Publicado: (2025)

Graph Neural Networks Based Analog Circuit Link Prediction
por: Pan, Guanyuan, et al.
Publicado: (2025)

Accelerating Sparse Graph Neural Networks with Tensor Core Optimization
por: Wu, Ka Wai
Publicado: (2024)

Report for NSF Workshop on AI for Electronic Design Automation
por: Chen, Deming, et al.
Publicado: (2026)

FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design
por: Mehradfar, Asal, et al.
Publicado: (2025)

FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks
por: Zhao, Qiyun
Publicado: (2025)

Accelerating Neural Networks for Large Language Models and Graph Processing with Silicon Photonics
por: Afifi, Salma, et al.
Publicado: (2024)

The prediction of the quality of results in Logic Synthesis using Transformer and Graph Neural Networks
por: Yang, Chenghao, et al.
Publicado: (2022)

Boolean-aware Boolean Circuit Classification: A Comprehensive Study on Graph Neural Network
por: Ni, Liwei, et al.
Publicado: (2024)

Bit-Flip Fault Attack: Crushing Graph Neural Networks via Gradual Bit Search
por: Abharian, Sanaz Kazemi, et al.
Publicado: (2025)

A Data-Driven Approach to Dataflow-Aware Online Scheduling for Graph Neural Network Inference
por: Puigdemont, Pol, et al.
Publicado: (2024)

GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design
por: You, Haoran, et al.
Publicado: (2021)

Reconfigurable Computing Challenge: Real-Time Graph Neural Networks for Online Event Selection in Big Science
por: Neu, Marc, et al.
Publicado: (2026)

Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs
por: Shen, Shan, et al.
Publicado: (2025)

Explainable Fuzzy Neural Network with Multi-Fidelity Reinforcement Learning for Micro-Architecture Design Space Exploration
por: Fan, Hanwei, et al.
Publicado: (2024)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
por: Zhang, Rui, et al.
Publicado: (2025)

Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
por: Qin, Zongyue, et al.
Publicado: (2024)

MiCo: End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI
por: Jiang, Zijun, et al.
Publicado: (2025)

DALI-PD: Diffusion-based Synthetic Layout Heatmap Generation for ML in Physical Design
por: Wu, Bing-Yue, et al.
Publicado: (2025)

ATHEENA: A Toolflow for Hardware Early-Exit Network Automation
por: Biggs, Benjamin, et al.
Publicado: (2023)

CapBench: A Multi-PDK Dataset for Machine-Learning-Based Post-Layout Capacitance Extraction
por: Rodriguez, Hector R., et al.
Publicado: (2026)

FGMP: Fine-Grained Mixed-Precision Weight and Activation Quantization for Hardware-Accelerated LLM Inference
por: Hooper, Coleman, et al.
Publicado: (2025)

WarPGNN: A Parametric Thermal Warpage Analysis Framework with Physics-aware Graph Neural Network
por: Lu, Haotian, et al.
Publicado: (2026)

Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design
por: Meng, Jian, et al.
Publicado: (2024)

MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration
por: Que, Zhiqiang, et al.
Publicado: (2025)

Automated and Holistic Co-design of Neural Networks and ASICs for Enabling In-Pixel Intelligence
por: Kharel, Shubha R., et al.
Publicado: (2024)

GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models
por: Fu, Yonggan, et al.
Publicado: (2023)

MCU-MixQ: A HW/SW Co-optimized Mixed-precision Neural Network Design Framework for MCUs
por: Gong, Junfeng, et al.
Publicado: (2024)

CIMFlow: An Integrated Framework for Systematic Design and Evaluation of Digital CIM Architectures
por: Qi, Yingjie, et al.
Publicado: (2025)

VeriBug: An Attention-based Framework for Bug-Localization in Hardware Designs
por: Stracquadanio, Giuseppe, et al.
Publicado: (2024)

Approximate Multiplier Induced Error Propagation in Deep Neural Networks
por: Alahakoon, A. M. H. H., et al.
Publicado: (2025)

Histogram-Equalized Quantization for logic-gated Residual Neural Networks
por: Nguyen, Van Thien, et al.
Publicado: (2025)

Efficient and Mathematically Robust Operations for Certified Neural Networks Inference
por: Geyer, Fabien, et al.
Publicado: (2024)

Sustainable Transformer Neural Network Acceleration with Stochastic Photonic Computing
por: Afifi, S., et al.
Publicado: (2026)

Large Language Models (LLMs) for Electronic Design Automation (EDA)
por: Xu, Kangwei, et al.
Publicado: (2025)

Layer-wise Weight Selection for Power-Efficient Neural Network Acceleration
por: Fang, Jiaxun, et al.
Publicado: (2025)

PhotoGAN: Generative Adversarial Neural Network Acceleration with Silicon Photonics
por: Suresh, Tharini, et al.
Publicado: (2025)