Reconfigurable, large-format D-ToF/photon-counting SPAD image sensors with embedded FPGA for scene adaptability

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Milanese, Tommaso, Efe, Baris Can, Bruschini, Claudio, Teranishi, Nobukazu, Charbon, Edoardo
Format: Preprint
Published: 2025
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866909916887777280
author Milanese, Tommaso
Efe, Baris Can
Bruschini, Claudio
Teranishi, Nobukazu
Charbon, Edoardo
author_facet Milanese, Tommaso
Efe, Baris Can
Bruschini, Claudio
Teranishi, Nobukazu
Charbon, Edoardo
contents CMOS-compatible single-photon avalanche diodes (SPADs) have emerged in many systems as the solution of choice for cameras with photon-number resolution and photon counting capabilities. Being natively digital optical interfaces, SPADs are naturally drawn to in situ logic processing and event-driven computation; they are usually coupled to discrete FPGAs to enable reconfigurability. In this work, we propose to bring the FPGA on-chip, in direct contact with the SPADs at pixel or cluster level. To demonstrate the suitability of this approach, we created an architecture for processing timestamps and photon counts using programmable weighted sums based on an efficient use of look-up tables. The outputs are processed hierarchically, similarly to what is done in FPGAs, reducing power consumption and simplifying I/Os. Finally, we show how artificial neural networks can be designed and reprogrammed by using look-up tables in an efficient way.
format Preprint
id arxiv_https___arxiv_org_abs_2511_17651
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle Reconfigurable, large-format D-ToF/photon-counting SPAD image sensors with embedded FPGA for scene adaptability
Milanese, Tommaso
Efe, Baris Can
Bruschini, Claudio
Teranishi, Nobukazu
Charbon, Edoardo
Image and Video Processing
CMOS-compatible single-photon avalanche diodes (SPADs) have emerged in many systems as the solution of choice for cameras with photon-number resolution and photon counting capabilities. Being natively digital optical interfaces, SPADs are naturally drawn to in situ logic processing and event-driven computation; they are usually coupled to discrete FPGAs to enable reconfigurability. In this work, we propose to bring the FPGA on-chip, in direct contact with the SPADs at pixel or cluster level. To demonstrate the suitability of this approach, we created an architecture for processing timestamps and photon counts using programmable weighted sums based on an efficient use of look-up tables. The outputs are processed hierarchically, similarly to what is done in FPGAs, reducing power consumption and simplifying I/Os. Finally, we show how artificial neural networks can be designed and reprogrammed by using look-up tables in an efficient way.
title Reconfigurable, large-format D-ToF/photon-counting SPAD image sensors with embedded FPGA for scene adaptability
topic Image and Video Processing
url https://arxiv.org/abs/2511.17651