:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	Arunruangsirilert, Kasidis, Katto, Jiro
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture
Online Access:	https://arxiv.org/abs/2511.18688
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Evaluation of NVENC Split-Frame Encoding (SFE) for UHD Video Transcoding
by: Arunruangsirilert, Kasidis, et al.
Published: (2025)

Evaluation of Hardware-based Video Encoders on Modern GPUs for UHD Live-Streaming
by: Arunruangsirilert, Kasidis, et al.
Published: (2025)

Evolution of NVENC Efficiency: A Longitudinal Analysis of HQ and UHQ Tuning Efficiency, Latency and Energy Trade-offs
by: Arunruangsirilert, Kasidis, et al.
Published: (2026)

Performance Evaluation of Low-Latency Live Streaming of MPEG-DASH UHD video over Commercial 5G NSA/SA Network
by: Arunruangsirilert, Kasidis, et al.
Published: (2025)

Real-World Performance Evaluations of Low-Band 5G NR/4G LTE 4x4 MIMO on Commercial Smartphones
by: Wongprasert, Pasapong, et al.
Published: (2025)

Transformer-Based MCS Prediction for 5G Multicast-Broadcast Services (MBS)
by: Arunruangsirilert, Kasidis, et al.
Published: (2026)

UplinkNet: Practical Commercial 5G Standalone (SA) Uplink Throughput Prediction
by: Arunruangsirilert, Kasidis, et al.
Published: (2023)

Evaluations of High Power User Equipment (HPUE) in Urban Environment
by: Arunruangsirilert, Kasidis, et al.
Published: (2025)

Performance Evaluation of Uplink 256QAM on Commercial 5G New Radio (NR) Networks
by: Arunruangsirilert, Kasidis, et al.
Published: (2025)

Sustainable Real-Time 8K60 HEVC Encoding for V2X: Repurposing Legacy NVENC Hardware at the Vehicular Edge
by: Arunruangsirilert, Kasidis, et al.
Published: (2026)

Performance Analysis of 5G FR2 (mmWave) Downlink 256QAM on Commercial 5G Networks
by: Arunruangsirilert, Kasidis, et al.
Published: (2025)

Achieving Trustworthy Real-Time Decision Support Systems with Low-Latency Interpretable AI Models
by: Deng, Zechun, et al.
Published: (2025)

A System Architecture for Low Latency Multiprogramming Quantum Computing
by: Zhao, Yilun, et al.
Published: (2026)

Field Test of 5G New Radio (NR) UL-MIMO and UL-256QAM for HD Live-Streaming
by: Arunruangsirilert, Kasidis
Published: (2025)

Low-Latency FPGA Control System for Real-Time Neural Network Processing in CCD-Based Trapped-Ion Qubit Measurement
by: Lou, Binglei, et al.
Published: (2025)

Topkima-Former: Low-energy, Low-Latency Inference for Transformers using top-k In-memory ADC
by: Dong, Shuai, et al.
Published: (2024)

Gaussian Blending Unit: An Edge GPU Plug-in for Real-Time Gaussian-Based Rendering in AR/VR
by: Ye, Zhifan, et al.
Published: (2025)

A Case for Kolmogorov-Arnold Networks in Prefetching: Towards Low-Latency, Generalizable ML-Based Prefetchers
by: Kulkarni, Dhruv, et al.
Published: (2025)

A Low-Latency FFT-IFFT Cascade Architecture
by: Parhi, Keshab K.
Published: (2023)

Low Latency GNN Accelerator for Quantum Error Correction
by: Cicero, Alessio, et al.
Published: (2026)

CXL-GPU: Pushing GPU Memory Boundaries with the Integration of CXL Technologies
by: Gouk, Donghyun, et al.
Published: (2025)

LinkBo: An Adaptive Single-Wire, Low-Latency, and Fault-Tolerant Communications Interface for Variable-Distance Chip-to-Chip Systems
by: Ye, Bochen, et al.
Published: (2025)

HERO-Sign: Hierarchical Tuning and Efficient Compiler-Time GPU Optimizations for SPHINCS+ Signature Generation
by: Zhou, Yaoyun, et al.
Published: (2025)

RoboGPU: Accelerating GPU Collision Detection for Robotics
by: Liu, Lufei, et al.
Published: (2026)

Analyzing Modern NVIDIA GPU cores
by: Huerta, Rodrigo, et al.
Published: (2025)

Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems
by: Li, Yiwei, et al.
Published: (2024)

Performance Comparison of 5G NR Uplink MIMO and Uplink Carrier Aggregations on Commercial Network
by: Shao, Henry, et al.
Published: (2025)

Low-Power Encoding for PAM-3 DRAM Bus
by: Nam, Jonghyeon, et al.
Published: (2024)

Design of a GPU with Heterogeneous Cores for Graphics
by: Tomás, Aurora, et al.
Published: (2026)

Benchmarking and Dissecting the Nvidia Hopper GPU Architecture
by: Luo, Weile, et al.
Published: (2024)

COOK Access Control on an embedded Volta GPU
by: Lesage, Benjamin, et al.
Published: (2024)

A Paradigm for Generalized Multi-Level Priority Encoders
by: Phillips, Maxwell, et al.
Published: (2026)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
by: Ding, Tingyu, et al.
Published: (2025)

Multiport Support for Vortex OpenGPU Memory Hierarchy
by: Shin, Injae, et al.
Published: (2025)

CuLifter: Lifting GPU Binaries to Typed IR
by: Zhao, Jisheng, et al.
Published: (2026)

BARD: Reducing Write Latency of DDR5 Memory by Exploiting Bank-Parallelism
by: Vittal, Suhas, et al.
Published: (2025)

ADOR: A Design Exploration Framework for LLM Serving with Enhanced Latency and Throughput
by: Kim, Junsoo, et al.
Published: (2025)

RTGPU: Real-Time Computing with Graphics Processing Units
by: Gheibi-Fetrat, Atiyeh, et al.
Published: (2025)

Architectural Implications of Neural Network Inference for High Data-Rate, Low-Latency Scientific Applications
by: Weng, Olivia, et al.
Published: (2024)

PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference
by: Andronic, Marta, et al.
Published: (2023)