HeaRT: A Hierarchical Circuit Reasoning Tree-Based Agentic Framework for AMS Design Optimization
Fuente:
arXiv
Saved in:
| Main Authors: | Poddar, Souradip, Ho, Chia-Tung, Wei, Ziming, Cao, Weidong, Ren, Haoxing, Pan, David Z. |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Large Language Model (LLM) for Standard Cell Layout Design Optimization
by: Ho, Chia-Tung, et al.
Published: (2024)
by: Ho, Chia-Tung, et al.
Published: (2024)
VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool
by: Ho, Chia-Tung, et al.
Published: (2024)
by: Ho, Chia-Tung, et al.
Published: (2024)
Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
by: Maji, Supriyo, et al.
Published: (2025)
by: Maji, Supriyo, et al.
Published: (2025)
TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits
by: Wei, Ziming, et al.
Published: (2025)
by: Wei, Ziming, et al.
Published: (2025)
Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
by: Ho, Chia-Tung, et al.
Published: (2025)
by: Ho, Chia-Tung, et al.
Published: (2025)
Polymath: A Self-Optimizing Agent with Dynamic Hierarchical Workflow
by: Ho, Chia-Tung, et al.
Published: (2025)
by: Ho, Chia-Tung, et al.
Published: (2025)
AnalogCoder: Analog Circuit Design via Training-Free Code Generation
by: Lai, Yao, et al.
Published: (2024)
by: Lai, Yao, et al.
Published: (2024)
LLM4Cov: Execution-Aware Agentic Learning for High-coverage Testbench Generation
by: Zhang, Hejia, et al.
Published: (2026)
by: Zhang, Hejia, et al.
Published: (2026)
Autonomous Code Evolution Meets NP-Completeness
by: Yu, Cunxi, et al.
Published: (2025)
by: Yu, Cunxi, et al.
Published: (2025)
Timing Analysis Agent: Autonomous Multi-Corner Multi-Mode (MCMM) Timing Debugging with Timing Debug Relation Graph
by: Nainani, Jatin, et al.
Published: (2025)
by: Nainani, Jatin, et al.
Published: (2025)
INSIGHT: Universal Neural Simulator for Analog Circuits Harnessing Autoregressive Transformers
by: Poddar, Souradip, et al.
Published: (2024)
by: Poddar, Souradip, et al.
Published: (2024)
FVRuleLearner: Operator-Level Reasoning Tree (OP-Tree)-Based Rules Learning for Formal Verification
by: Wan, Lily Jiaxin, et al.
Published: (2026)
by: Wan, Lily Jiaxin, et al.
Published: (2026)
AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs
by: Lai, Yao, et al.
Published: (2025)
by: Lai, Yao, et al.
Published: (2025)
DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent
by: Chang, Chen-Chia, et al.
Published: (2024)
by: Chang, Chen-Chia, et al.
Published: (2024)
Multi-Objective Optimization for Common-Centroid Placement of Analog Transistors
by: Maji, Supriyo, et al.
Published: (2024)
by: Maji, Supriyo, et al.
Published: (2024)
FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures
by: Bai, Yunsheng, et al.
Published: (2025)
by: Bai, Yunsheng, et al.
Published: (2025)
Are Your Reasoning Models Reasoning or Guessing? A Mechanistic Analysis of Hierarchical Reasoning Models
by: Ren, Zirui, et al.
Published: (2026)
by: Ren, Zirui, et al.
Published: (2026)
End-to-End Physical Design Automation Flow for Yield-Optimized Inverse-Designed Large-Scale Electronic-Photonic Integrated Circuits
by: Zhou, Hongjian, et al.
Published: (2026)
by: Zhou, Hongjian, et al.
Published: (2026)
Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
by: Pinckney, Nathaniel, et al.
Published: (2025)
by: Pinckney, Nathaniel, et al.
Published: (2025)
SchemaCoder: Automatic Log Schema Extraction Coder with Residual Q-Tree Boosting
by: Wan, Lily Jiaxin, et al.
Published: (2025)
by: Wan, Lily Jiaxin, et al.
Published: (2025)
PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
by: Zhao, Yujie, et al.
Published: (2025)
by: Zhao, Yujie, et al.
Published: (2025)
GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation
by: Kochar, Dimple Vijay, et al.
Published: (2026)
by: Kochar, Dimple Vijay, et al.
Published: (2026)
Optimizing Predictive AI in Physical Design Flows with Mini Pixel Batch Gradient Descent
by: Yang, Haoyu, et al.
Published: (2024)
by: Yang, Haoyu, et al.
Published: (2024)
TOPCELL: Topology Optimization of Standard Cell via LLMs
by: Song, Zhan, et al.
Published: (2026)
by: Song, Zhan, et al.
Published: (2026)
AMS-IO-Bench and AMS-IO-Agent: Benchmarking and Structured Reasoning for Analog and Mixed-Signal Integrated Circuit Input/Output Design
by: Zhang, Zhishuai, et al.
Published: (2025)
by: Zhang, Zhishuai, et al.
Published: (2025)
Agentic Critical Training
by: Liu, Weize, et al.
Published: (2026)
by: Liu, Weize, et al.
Published: (2026)
CROP: Circuit Retrieval and Optimization with Parameter Guidance using LLMs
by: Pan, Jingyu, et al.
Published: (2025)
by: Pan, Jingyu, et al.
Published: (2025)
Deep Generative Prior for First Order Inverse Optimization
by: Yang, Haoyu, et al.
Published: (2025)
by: Yang, Haoyu, et al.
Published: (2025)
Causal AI For AMS Circuit Design: Interpretable Parameter Effects Analysis
by: Hussain, Mohyeu, et al.
Published: (2026)
by: Hussain, Mohyeu, et al.
Published: (2026)
LiDAR 2.0: Hierarchical Curvy Waveguide Detailed Routing for Large-Scale Photonic Integrated Circuits
by: Zhou, Hongjian, et al.
Published: (2025)
by: Zhou, Hongjian, et al.
Published: (2025)
AMSNet: Netlist Dataset for AMS Circuits
by: Tao, Zhuofu, et al.
Published: (2024)
by: Tao, Zhuofu, et al.
Published: (2024)
ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
by: Deng, Chenhui, et al.
Published: (2024)
by: Deng, Chenhui, et al.
Published: (2024)
MM-PoE: Multiple Choice Reasoning via. Process of Elimination using Multi-Modal Models
by: Chakrabarty, Sayak, et al.
Published: (2024)
by: Chakrabarty, Sayak, et al.
Published: (2024)
The Origin of Aboriginal Leadership Revealed in Cha’-Chak Ceremony / Hea Joo Chung
by: Chung, Hea Joo
by: Chung, Hea Joo
Differentiable Edge-based OPC
by: Chen, Guojin, et al.
Published: (2024)
by: Chen, Guojin, et al.
Published: (2024)
ILILT: Implicit Learning of Inverse Lithography Technologies
by: Yang, Haoyu, et al.
Published: (2024)
by: Yang, Haoyu, et al.
Published: (2024)
GPU-Accelerated Inverse Lithography Towards High Quality Curvy Mask Generation
by: Yang, Haoyu, et al.
Published: (2024)
by: Yang, Haoyu, et al.
Published: (2024)
Pushing the Limits of Inverse Lithography with Generative Reinforcement Learning
by: Yang, Haoyu, et al.
Published: (2026)
by: Yang, Haoyu, et al.
Published: (2026)
Learning to Debug: LLM-Organized Knowledge Trees for Solving RTL Assertion Failures
by: Bai, Yunsheng, et al.
Published: (2025)
by: Bai, Yunsheng, et al.
Published: (2025)
Autonomous Evolution of EDA Tools: Multi-Agent Self-Evolved ABC
by: Yu, Cunxi, et al.
Published: (2026)
by: Yu, Cunxi, et al.
Published: (2026)
Similar Items
-
Large Language Model (LLM) for Standard Cell Layout Design Optimization
by: Ho, Chia-Tung, et al.
Published: (2024) -
VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool
by: Ho, Chia-Tung, et al.
Published: (2024) -
Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
by: Maji, Supriyo, et al.
Published: (2025) -
TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits
by: Wei, Ziming, et al.
Published: (2025) -
Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
by: Ho, Chia-Tung, et al.
Published: (2025)