Imagen de Portada

Understanding Accelerator Compilers via Performance Profiling

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Yorihiro, Ayaka, Berlstein, Griffin, García, Pedro Pontes, Laeufer, Kevin, Sampson, Adrian
Formato:	Preprint
Publicado:	2025
Materias:	Programming Languages Hardware Architecture Software Engineering
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning
por: Zhao, Zhuorui, et al.
Publicado: (2025)

A High-level Synthesis Toolchain for the Julia Language
por: Short, Benedict, et al.
Publicado: (2025)

Hardware.jl - An MLIR-based Julia HLS Flow (Work in Progress)
por: Short, Benedict, et al.
Publicado: (2025)

Retrofitting Control Flow Graphs in LLVM IR for Auto Vectorization
por: Fang, Shihan, et al.
Publicado: (2025)

The Argument for Meta-Modeling-Based Approaches to Hardware Generation Languages
por: Schreiner, Johannes, et al.
Publicado: (2024)

Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation
por: Khan, M Zafir Sadik, et al.
Publicado: (2026)

LLM-aided explanations of EDA synthesis errors
por: Qiu, Siyu, et al.
Publicado: (2024)

Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers
por: Xu, Zhihao, et al.
Publicado: (2025)

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
por: Xu, Zhihao, et al.
Publicado: (2024)

Guaranteed Guess: A Language Modeling Approach for CISC-to-RISC Transpilation with Testing Guarantees
por: Heakl, Ahmed, et al.
Publicado: (2025)

Zero-Shot RTL Code Generation with Attention Sink Augmented Large Language Models
por: Sandal, Selim, et al.
Publicado: (2024)

CoopetitiveV: Leveraging LLM-powered Coopetitive Multi-Agent Prompting for High-quality Verilog Generation
por: Mi, Zhendong, et al.
Publicado: (2024)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
por: Zhu, Jiaying, et al.
Publicado: (2026)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
por: Dupuis, Nicolas, et al.
Publicado: (2025)

DUET: Agentic Design Understanding via Experimentation and Testing
por: Smith, Gus Henry, et al.
Publicado: (2025)

Partial Cross-Compilation and Mixed Execution for Accelerating Dynamic Binary Translation
por: Gu, Yuhao, et al.
Publicado: (2025)

ACT: Automatically Generating Compiler Backends from Tensor Accelerator ISA Descriptions
por: Jain, Devansh, et al.
Publicado: (2025)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
por: Shih, Yu-An, et al.
Publicado: (2025)

Offloading Data Center Tax
por: Revankar, Akshay, et al.
Publicado: (2025)

A Vertically Integrated Framework for Templatized Chip Design
por: Kim, Jeongeun, et al.
Publicado: (2025)

Scalable Software Testing in Fast Virtual Platforms: Leveraging SystemC, QEMU and Containerization
por: Jünger, Lukas, et al.
Publicado: (2025)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
por: Vavelidou, Ioanna, et al.
Publicado: (2026)

Using LLMs to Facilitate Formal Verification of RTL
por: Orenes-Vera, Marcelo, et al.
Publicado: (2023)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
por: Ye, Junhao, et al.
Publicado: (2026)

MEIC: Re-thinking RTL Debug Automation using LLMs
por: Xu, Ke, et al.
Publicado: (2024)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
por: Zhou, Xiaofeng, et al.
Publicado: (2026)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
por: Collini, Luca, et al.
Publicado: (2024)

Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
por: Armato, Antonino, et al.
Publicado: (2026)

FormalRTL: Verified RTL Synthesis at Scale
por: Li, Kezhi, et al.
Publicado: (2026)

LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
por: Miao, Mingkai, et al.
Publicado: (2026)

Parameterized Hardware Design with Latency-Abstract Interfaces
por: Nigam, Rachit, et al.
Publicado: (2024)

LLM-Aided Compilation for Tensor Accelerators
por: Hong, Charles, et al.
Publicado: (2024)

From PyTorch to Calyx: An Open-Source Compiler Toolchain for ML Accelerators
por: Xie, Jiahan, et al.
Publicado: (2025)

GreenMalloc: Allocator Optimisation for Industrial Workloads
por: Dakhama, Aidan, et al.
Publicado: (2025)

Bridging the Gap: Physical PCI Device Integration Into SystemC-TLM Virtual Platforms
por: Bosbach, Nils, et al.
Publicado: (2025)

Selective Parallel Loading of Large-Scale Compressed Graphs with ParaGrapher
por: Esfahani, Mohsen Koohi, et al.
Publicado: (2024)

Generation of Compiler Backends from Formal Models of Hardware
por: Smith, Gus Henry
Publicado: (2024)

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
por: Wang, Ning, et al.
Publicado: (2025)

NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable Architectures
por: Li, Shangkun, et al.
Publicado: (2026)

Compiler Testing With Relaxed Memory Models
por: Geeson, Luke, et al.
Publicado: (2023)