Imagen de Portada

R3A: Reliable RTL Repair Framework with Multi-Agent Fault Localization and Stochastic Tree-of-Thoughts Patch Generation

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Luo, Zizhang, Cui, Fan, Zhou, Kexing, Guo, Runlin, Xia, Mile, Hou, Hongyuan, Liang, Yun
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Artificial Intelligence B.5.3; I.2.2
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Clover: A Neural-Symbolic Agentic Harness with Stochastic Tree-of-Thoughts for Verified RTL Repair
por: Luo, Zizhang, et al.
Publicado: (2026)

Sequence-Based Incremental Concolic Testing of RTL Models
por: Witharana, Hasini, et al.
Publicado: (2023)

Extend IVerilog to Support Batch RTL Fault Simulation
por: Tang, Jiaping, et al.
Publicado: (2025)

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL
por: Sehm, Robin, et al.
Publicado: (2025)

VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
por: Qi, Haomin, et al.
Publicado: (2025)

OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection
por: Cui, Fan, et al.
Publicado: (2024)

Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes
por: Fu, Weimin, et al.
Publicado: (2026)

RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule
por: Tang, Jiaping, et al.
Publicado: (2025)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
por: Tsai, Yun-Da, et al.
Publicado: (2023)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
por: Yin, Shuo, et al.
Publicado: (2026)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
por: Liu, Shang, et al.
Publicado: (2025)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
por: Zhao, Yujie, et al.
Publicado: (2025)

TuRTLe: A Unified Evaluation of LLMs for RTL Generation
por: Garcia-Gasulla, Dario, et al.
Publicado: (2025)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
por: Yu, Zhongzhi, et al.
Publicado: (2025)

Automated Multi-Agent Workflows for RTL Design
por: Bhattaram, Amulya, et al.
Publicado: (2025)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
por: Deng, Chenhui, et al.
Publicado: (2025)

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
por: Liu, Mingjie, et al.
Publicado: (2024)

FormalRTL: Verified RTL Synthesis at Scale
por: Li, Kezhi, et al.
Publicado: (2026)

NotSoTiny: A Large, Living Benchmark for RTL Code Generation
por: Ghorab, Razine Moundir, et al.
Publicado: (2025)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
por: Chen, Lu, et al.
Publicado: (2025)

DARE: An Irregularity-Tolerant Matrix Processing Unit with a Densifying ISA and Filtered Runahead Execution
por: Yang, Xin, et al.
Publicado: (2025)

SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding
por: Li, Chengxi, et al.
Publicado: (2025)

RTL Verification for Secure Speculation Using Contract Shadow Logic
por: Tan, Qinhan, et al.
Publicado: (2024)

ROVER: RTL Optimization via Verified E-Graph Rewriting
por: Coward, Samuel, et al.
Publicado: (2024)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
por: Hu, Yuchen, et al.
Publicado: (2024)

DRIFT: Harnessing Inherent Fault Tolerance for Efficient and Reliable Diffusion Model Inference
por: Wen, Jinqi, et al.
Publicado: (2026)

On Approximate 8-bit Floating-Point Operations Using Integer Operations
por: Lindberg, Theodor, et al.
Publicado: (2024)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
por: Emami, Mahyar, et al.
Publicado: (2023)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
por: Tang, Jiaping, et al.
Publicado: (2025)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
por: Ifrim, Rares, et al.
Publicado: (2025)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
por: Zhao, Yujie, et al.
Publicado: (2024)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
por: Deng, Chenhui, et al.
Publicado: (2026)

MemorySim: An RTL-level, timing accurate simulator model for the Chisel ecosystem
por: Chaurasia, Ansh
Publicado: (2025)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
por: Qin, Kun, et al.
Publicado: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
por: Chao, Zhiteng, et al.
Publicado: (2025)

Improved Prefetching Techniques for Linked Data Structures
por: Maruszewski, Nikola Vuk
Publicado: (2025)

A Multi-Agent Generative AI Framework for IC Module-Level Verification Automation
por: Liu, Wenbo, et al.
Publicado: (2025)

RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects
por: Allam, Ahmed, et al.
Publicado: (2024)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
por: Fang, Wenji, et al.
Publicado: (2026)

ReaLM: Reliable and Efficient Large Language Model Inference with Statistical Algorithm-Based Fault Tolerance
por: Xie, Tong, et al.
Publicado: (2025)