Imagen de Portada

Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Yik, Jason, Gomez, Walter Gallego, Cheng, Andrew, Leto, Benedetto, Pierro, Alessandro, Pacik-Nelson, Noah, Berghe, Korneel Van den, Fra, Vittorio, Danielescu, Andreea, Urgese, Gianvito, Reddi, Vijay Janapa
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
por: Barocci, Michelangelo, et al.
Publicado: (2026)

Natively neuromorphic LMU architecture for encoding-free SNN-based HAR on commercial edge devices
por: Fra, Vittorio, et al.
Publicado: (2024)

The Magnificent Seven Challenges and Opportunities in Domain-Specific Accelerator Design for Autonomous Systems
por: Neuman, Sabrina M., et al.
Publicado: (2024)

Adaptive Surrogate Gradients for Sequential Reinforcement Learning in Spiking Neural Networks
por: Berghe, Korneel Van den, et al.
Publicado: (2025)

A Fully-Configurable Open-Source Software-Defined Digital Quantized Spiking Neural Core Architecture
por: Matinizadeh, Shadi, et al.
Publicado: (2024)

QuArch: A Question-Answering Dataset for AI Agents in Computer Architecture
por: Prakash, Shvetank, et al.
Publicado: (2025)

The Data Conversion Bottleneck in Analog Computing Accelerators
por: Meech, James T., et al.
Publicado: (2023)

MENAGE: Mixed-Signal Event-Driven Neuromorphic Accelerator for Edge Applications
por: Abdollahi, Armin, et al.
Publicado: (2024)

Accelerating Sensor Fusion in Neuromorphic Computing: A Case Study on Loihi-2
por: Isik, Murat, et al.
Publicado: (2024)

LASANA: Large-Scale Surrogate Modeling for Analog Neuromorphic Architecture Exploration
por: Ho, Jason, et al.
Publicado: (2025)

TinyTorch: Building Machine Learning Systems from First Principles
por: Reddi, Vijay Janapa
Publicado: (2026)

Generative AI Agents in Autonomous Machines: A Safety Perspective
por: Jabbour, Jason, et al.
Publicado: (2024)

Stream-HLS: Towards Automatic Dataflow Acceleration
por: Basalama, Suhail, et al.
Publicado: (2025)

3D Stack In-Sensor-Computing (3DS-ISC): Accelerating Time-Surface Construction for Neuromorphic Event Cameras
por: Shang, Hongyang, et al.
Publicado: (2025)

When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
por: Ren, Haoxiong, et al.
Publicado: (2025)

Holistic Optimization Framework for FPGA Accelerators
por: Pouget, Stéphane, et al.
Publicado: (2025)

NeuroVM: Dynamic Neuromorphic Hardware Virtualization
por: Isik, Murat, et al.
Publicado: (2024)

A Review of Memory Wall for Neuromorphic Computing
por: Le, Dexter, et al.
Publicado: (2025)

Lifetime-Aware Design for Item-Level Intelligence at the Extreme Edge
por: Prakash, Shvetank, et al.
Publicado: (2025)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
por: Harlikar, Pracheta, et al.
Publicado: (2025)

Belenos: Bottleneck Evaluation to Link Biomechanics to Novel Computing Optimizations
por: Chitsaz, Hana, et al.
Publicado: (2025)

IMAGine: An In-Memory Accelerated GEMV Engine Overlay
por: Kabir, MD Arafat, et al.
Publicado: (2024)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
por: Fu, Weimin, et al.
Publicado: (2026)

UniSpike: Accelerating Spiking Neural Networks on Neuromorphic Systems via Eliminating Address Redundancy
por: Xing, Qinghui, et al.
Publicado: (2026)

Beehive: A Flexible Network Stack for Direct-Attached Accelerators
por: Lim, Katie, et al.
Publicado: (2024)

Flexi-NeurA: A Configurable Neuromorphic Accelerator with Adaptive Bit-Precision Exploration for Edge SNNs
por: Farahani, Mohammad, et al.
Publicado: (2026)

The BRAM is the Limit: Shattering Myths, Shaping Standards, and Building Scalable PIM Accelerators
por: Kabir, MD Arafat, et al.
Publicado: (2024)

NEURAL: An Elastic Neuromorphic Architecture with Hybrid Data-Event Execution and On-the-fly Attention Dataflow
por: Chen, Yuehai, et al.
Publicado: (2025)

SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
por: Gunawardana, Kanishka, et al.
Publicado: (2026)

Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs
por: Lee, Jiwoon, et al.
Publicado: (2026)

Toward Reproducible and Standardized Computer Architecture Simulation with gem5
por: Pai, Kunal, et al.
Publicado: (2025)

Neuromorphic Computing for Low-Power Artificial Intelligence
por: Katti, Keshava, et al.
Publicado: (2026)

NeuroAI Temporal Neural Networks (NeuTNNs): Microarchitecture and Design Framework for Specialized Neuromorphic Processing Units
por: Venkatachalam, Shanmuga, et al.
Publicado: (2026)

QuArch: A Benchmark for Evaluating LLM Reasoning in Computer Architecture
por: Prakash, Shvetank, et al.
Publicado: (2025)

Cicero: Addressing Algorithmic and Architectural Bottlenecks in Neural Rendering by Radiance Warping and Memory Optimizations
por: Feng, Yu, et al.
Publicado: (2024)

ELSA: An ELastic SNN Inference Architecture for Efficient Neuromorphic Computing
por: You, Kang, et al.
Publicado: (2026)

Silicon Photonic 2.5D Interposer Networks for Overcoming Communication Bottlenecks in Scale-out Machine Learning Hardware Accelerators
por: Sunny, Febin, et al.
Publicado: (2024)

InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs
por: He, Zifan, et al.
Publicado: (2025)

LUMINA: LLM-Guided GPU Architecture Exploration via Bottleneck Analysis
por: Zhang, Tao, et al.
Publicado: (2026)

YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
por: Pachideh, Brian, et al.
Publicado: (2026)