Image de couverture de livre

Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Yik, Jason, Gomez, Walter Gallego, Cheng, Andrew, Leto, Benedetto, Pierro, Alessandro, Pacik-Nelson, Noah, Berghe, Korneel Van den, Fra, Vittorio, Danielescu, Andreea, Urgese, Gianvito, Reddi, Vijay Janapa
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
par: Barocci, Michelangelo, et autres
Publié: (2026)

Natively neuromorphic LMU architecture for encoding-free SNN-based HAR on commercial edge devices
par: Fra, Vittorio, et autres
Publié: (2024)

The Magnificent Seven Challenges and Opportunities in Domain-Specific Accelerator Design for Autonomous Systems
par: Neuman, Sabrina M., et autres
Publié: (2024)

Adaptive Surrogate Gradients for Sequential Reinforcement Learning in Spiking Neural Networks
par: Berghe, Korneel Van den, et autres
Publié: (2025)

A Fully-Configurable Open-Source Software-Defined Digital Quantized Spiking Neural Core Architecture
par: Matinizadeh, Shadi, et autres
Publié: (2024)

QuArch: A Question-Answering Dataset for AI Agents in Computer Architecture
par: Prakash, Shvetank, et autres
Publié: (2025)

The Data Conversion Bottleneck in Analog Computing Accelerators
par: Meech, James T., et autres
Publié: (2023)

MENAGE: Mixed-Signal Event-Driven Neuromorphic Accelerator for Edge Applications
par: Abdollahi, Armin, et autres
Publié: (2024)

Accelerating Sensor Fusion in Neuromorphic Computing: A Case Study on Loihi-2
par: Isik, Murat, et autres
Publié: (2024)

LASANA: Large-Scale Surrogate Modeling for Analog Neuromorphic Architecture Exploration
par: Ho, Jason, et autres
Publié: (2025)

TinyTorch: Building Machine Learning Systems from First Principles
par: Reddi, Vijay Janapa
Publié: (2026)

Generative AI Agents in Autonomous Machines: A Safety Perspective
par: Jabbour, Jason, et autres
Publié: (2024)

Stream-HLS: Towards Automatic Dataflow Acceleration
par: Basalama, Suhail, et autres
Publié: (2025)

3D Stack In-Sensor-Computing (3DS-ISC): Accelerating Time-Surface Construction for Neuromorphic Event Cameras
par: Shang, Hongyang, et autres
Publié: (2025)

When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
par: Ren, Haoxiong, et autres
Publié: (2025)

Holistic Optimization Framework for FPGA Accelerators
par: Pouget, Stéphane, et autres
Publié: (2025)

NeuroVM: Dynamic Neuromorphic Hardware Virtualization
par: Isik, Murat, et autres
Publié: (2024)

A Review of Memory Wall for Neuromorphic Computing
par: Le, Dexter, et autres
Publié: (2025)

Lifetime-Aware Design for Item-Level Intelligence at the Extreme Edge
par: Prakash, Shvetank, et autres
Publié: (2025)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
par: Harlikar, Pracheta, et autres
Publié: (2025)

Belenos: Bottleneck Evaluation to Link Biomechanics to Novel Computing Optimizations
par: Chitsaz, Hana, et autres
Publié: (2025)

IMAGine: An In-Memory Accelerated GEMV Engine Overlay
par: Kabir, MD Arafat, et autres
Publié: (2024)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
par: Fu, Weimin, et autres
Publié: (2026)

UniSpike: Accelerating Spiking Neural Networks on Neuromorphic Systems via Eliminating Address Redundancy
par: Xing, Qinghui, et autres
Publié: (2026)

Beehive: A Flexible Network Stack for Direct-Attached Accelerators
par: Lim, Katie, et autres
Publié: (2024)

Flexi-NeurA: A Configurable Neuromorphic Accelerator with Adaptive Bit-Precision Exploration for Edge SNNs
par: Farahani, Mohammad, et autres
Publié: (2026)

The BRAM is the Limit: Shattering Myths, Shaping Standards, and Building Scalable PIM Accelerators
par: Kabir, MD Arafat, et autres
Publié: (2024)

NEURAL: An Elastic Neuromorphic Architecture with Hybrid Data-Event Execution and On-the-fly Attention Dataflow
par: Chen, Yuehai, et autres
Publié: (2025)

SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
par: Gunawardana, Kanishka, et autres
Publié: (2026)

Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs
par: Lee, Jiwoon, et autres
Publié: (2026)

Toward Reproducible and Standardized Computer Architecture Simulation with gem5
par: Pai, Kunal, et autres
Publié: (2025)

Neuromorphic Computing for Low-Power Artificial Intelligence
par: Katti, Keshava, et autres
Publié: (2026)

NeuroAI Temporal Neural Networks (NeuTNNs): Microarchitecture and Design Framework for Specialized Neuromorphic Processing Units
par: Venkatachalam, Shanmuga, et autres
Publié: (2026)

QuArch: A Benchmark for Evaluating LLM Reasoning in Computer Architecture
par: Prakash, Shvetank, et autres
Publié: (2025)

Cicero: Addressing Algorithmic and Architectural Bottlenecks in Neural Rendering by Radiance Warping and Memory Optimizations
par: Feng, Yu, et autres
Publié: (2024)

ELSA: An ELastic SNN Inference Architecture for Efficient Neuromorphic Computing
par: You, Kang, et autres
Publié: (2026)

Silicon Photonic 2.5D Interposer Networks for Overcoming Communication Bottlenecks in Scale-out Machine Learning Hardware Accelerators
par: Sunny, Febin, et autres
Publié: (2024)

InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs
par: He, Zifan, et autres
Publié: (2025)

LUMINA: LLM-Guided GPU Architecture Exploration via Bottleneck Analysis
par: Zhang, Tao, et autres
Publié: (2026)

YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
par: Pachideh, Brian, et autres
Publié: (2026)