Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
Fuente:
arXiv
Saved in:
| Main Authors: | Yik, Jason, Gomez, Walter Gallego, Cheng, Andrew, Leto, Benedetto, Pierro, Alessandro, Pacik-Nelson, Noah, Berghe, Korneel Van den, Fra, Vittorio, Danielescu, Andreea, Urgese, Gianvito, Reddi, Vijay Janapa |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
by: Barocci, Michelangelo, et al.
Published: (2026)
by: Barocci, Michelangelo, et al.
Published: (2026)
Natively neuromorphic LMU architecture for encoding-free SNN-based HAR on commercial edge devices
by: Fra, Vittorio, et al.
Published: (2024)
by: Fra, Vittorio, et al.
Published: (2024)
The Magnificent Seven Challenges and Opportunities in Domain-Specific Accelerator Design for Autonomous Systems
by: Neuman, Sabrina M., et al.
Published: (2024)
by: Neuman, Sabrina M., et al.
Published: (2024)
Adaptive Surrogate Gradients for Sequential Reinforcement Learning in Spiking Neural Networks
by: Berghe, Korneel Van den, et al.
Published: (2025)
by: Berghe, Korneel Van den, et al.
Published: (2025)
A Fully-Configurable Open-Source Software-Defined Digital Quantized Spiking Neural Core Architecture
by: Matinizadeh, Shadi, et al.
Published: (2024)
by: Matinizadeh, Shadi, et al.
Published: (2024)
QuArch: A Question-Answering Dataset for AI Agents in Computer Architecture
by: Prakash, Shvetank, et al.
Published: (2025)
by: Prakash, Shvetank, et al.
Published: (2025)
The Data Conversion Bottleneck in Analog Computing Accelerators
by: Meech, James T., et al.
Published: (2023)
by: Meech, James T., et al.
Published: (2023)
MENAGE: Mixed-Signal Event-Driven Neuromorphic Accelerator for Edge Applications
by: Abdollahi, Armin, et al.
Published: (2024)
by: Abdollahi, Armin, et al.
Published: (2024)
Accelerating Sensor Fusion in Neuromorphic Computing: A Case Study on Loihi-2
by: Isik, Murat, et al.
Published: (2024)
by: Isik, Murat, et al.
Published: (2024)
LASANA: Large-Scale Surrogate Modeling for Analog Neuromorphic Architecture Exploration
by: Ho, Jason, et al.
Published: (2025)
by: Ho, Jason, et al.
Published: (2025)
TinyTorch: Building Machine Learning Systems from First Principles
by: Reddi, Vijay Janapa
Published: (2026)
by: Reddi, Vijay Janapa
Published: (2026)
Generative AI Agents in Autonomous Machines: A Safety Perspective
by: Jabbour, Jason, et al.
Published: (2024)
by: Jabbour, Jason, et al.
Published: (2024)
Stream-HLS: Towards Automatic Dataflow Acceleration
by: Basalama, Suhail, et al.
Published: (2025)
by: Basalama, Suhail, et al.
Published: (2025)
3D Stack In-Sensor-Computing (3DS-ISC): Accelerating Time-Surface Construction for Neuromorphic Event Cameras
by: Shang, Hongyang, et al.
Published: (2025)
by: Shang, Hongyang, et al.
Published: (2025)
When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
by: Ren, Haoxiong, et al.
Published: (2025)
by: Ren, Haoxiong, et al.
Published: (2025)
Holistic Optimization Framework for FPGA Accelerators
by: Pouget, Stéphane, et al.
Published: (2025)
by: Pouget, Stéphane, et al.
Published: (2025)
NeuroVM: Dynamic Neuromorphic Hardware Virtualization
by: Isik, Murat, et al.
Published: (2024)
by: Isik, Murat, et al.
Published: (2024)
A Review of Memory Wall for Neuromorphic Computing
by: Le, Dexter, et al.
Published: (2025)
by: Le, Dexter, et al.
Published: (2025)
Lifetime-Aware Design for Item-Level Intelligence at the Extreme Edge
by: Prakash, Shvetank, et al.
Published: (2025)
by: Prakash, Shvetank, et al.
Published: (2025)
Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
by: Harlikar, Pracheta, et al.
Published: (2025)
by: Harlikar, Pracheta, et al.
Published: (2025)
Belenos: Bottleneck Evaluation to Link Biomechanics to Novel Computing Optimizations
by: Chitsaz, Hana, et al.
Published: (2025)
by: Chitsaz, Hana, et al.
Published: (2025)
IMAGine: An In-Memory Accelerated GEMV Engine Overlay
by: Kabir, MD Arafat, et al.
Published: (2024)
by: Kabir, MD Arafat, et al.
Published: (2024)
From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
by: Fu, Weimin, et al.
Published: (2026)
by: Fu, Weimin, et al.
Published: (2026)
UniSpike: Accelerating Spiking Neural Networks on Neuromorphic Systems via Eliminating Address Redundancy
by: Xing, Qinghui, et al.
Published: (2026)
by: Xing, Qinghui, et al.
Published: (2026)
Beehive: A Flexible Network Stack for Direct-Attached Accelerators
by: Lim, Katie, et al.
Published: (2024)
by: Lim, Katie, et al.
Published: (2024)
Flexi-NeurA: A Configurable Neuromorphic Accelerator with Adaptive Bit-Precision Exploration for Edge SNNs
by: Farahani, Mohammad, et al.
Published: (2026)
by: Farahani, Mohammad, et al.
Published: (2026)
The BRAM is the Limit: Shattering Myths, Shaping Standards, and Building Scalable PIM Accelerators
by: Kabir, MD Arafat, et al.
Published: (2024)
by: Kabir, MD Arafat, et al.
Published: (2024)
NEURAL: An Elastic Neuromorphic Architecture with Hybrid Data-Event Execution and On-the-fly Attention Dataflow
by: Chen, Yuehai, et al.
Published: (2025)
by: Chen, Yuehai, et al.
Published: (2025)
SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
by: Gunawardana, Kanishka, et al.
Published: (2026)
by: Gunawardana, Kanishka, et al.
Published: (2026)
Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs
by: Lee, Jiwoon, et al.
Published: (2026)
by: Lee, Jiwoon, et al.
Published: (2026)
Toward Reproducible and Standardized Computer Architecture Simulation with gem5
by: Pai, Kunal, et al.
Published: (2025)
by: Pai, Kunal, et al.
Published: (2025)
Neuromorphic Computing for Low-Power Artificial Intelligence
by: Katti, Keshava, et al.
Published: (2026)
by: Katti, Keshava, et al.
Published: (2026)
NeuroAI Temporal Neural Networks (NeuTNNs): Microarchitecture and Design Framework for Specialized Neuromorphic Processing Units
by: Venkatachalam, Shanmuga, et al.
Published: (2026)
by: Venkatachalam, Shanmuga, et al.
Published: (2026)
QuArch: A Benchmark for Evaluating LLM Reasoning in Computer Architecture
by: Prakash, Shvetank, et al.
Published: (2025)
by: Prakash, Shvetank, et al.
Published: (2025)
Cicero: Addressing Algorithmic and Architectural Bottlenecks in Neural Rendering by Radiance Warping and Memory Optimizations
by: Feng, Yu, et al.
Published: (2024)
by: Feng, Yu, et al.
Published: (2024)
ELSA: An ELastic SNN Inference Architecture for Efficient Neuromorphic Computing
by: You, Kang, et al.
Published: (2026)
by: You, Kang, et al.
Published: (2026)
Silicon Photonic 2.5D Interposer Networks for Overcoming Communication Bottlenecks in Scale-out Machine Learning Hardware Accelerators
by: Sunny, Febin, et al.
Published: (2024)
by: Sunny, Febin, et al.
Published: (2024)
InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs
by: He, Zifan, et al.
Published: (2025)
by: He, Zifan, et al.
Published: (2025)
LUMINA: LLM-Guided GPU Architecture Exploration via Bottleneck Analysis
by: Zhang, Tao, et al.
Published: (2026)
by: Zhang, Tao, et al.
Published: (2026)
YANA: Bridging the Neuromorphic Simulation-to-Hardware Gap
by: Pachideh, Brian, et al.
Published: (2026)
by: Pachideh, Brian, et al.
Published: (2026)
Similar Items
-
Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
by: Barocci, Michelangelo, et al.
Published: (2026) -
Natively neuromorphic LMU architecture for encoding-free SNN-based HAR on commercial edge devices
by: Fra, Vittorio, et al.
Published: (2024) -
The Magnificent Seven Challenges and Opportunities in Domain-Specific Accelerator Design for Autonomous Systems
by: Neuman, Sabrina M., et al.
Published: (2024) -
Adaptive Surrogate Gradients for Sequential Reinforcement Learning in Spiking Neural Networks
by: Berghe, Korneel Van den, et al.
Published: (2025) -
A Fully-Configurable Open-Source Software-Defined Digital Quantized Spiking Neural Core Architecture
by: Matinizadeh, Shadi, et al.
Published: (2024)