:: Library Catalog

Image de couverture de livre

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Wang, Zeng, Xiao, Weihua, Shao, Minghao, Hemadri, Raghu Vamshi, Sinanoglu, Ozgur, Shafique, Muhammad, Karri, Ramesh
Format:	Preprint
Publié:	2025
Sujets:	Machine Learning Artificial Intelligence
Accès en ligne:	https://arxiv.org/abs/2511.22749
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

TrojanLoC: LLM-based Framework for RTL Trojan Localization
par: Xiao, Weihua, et autres
Publié: (2025)

TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion
par: Sreekumar, Saideep, et autres
Publié: (2026)

Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes
par: Fu, Weimin, et autres
Publié: (2026)

Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation
par: Shao, Minghao, et autres
Publié: (2026)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
par: Wang, Zeng, et autres
Publié: (2025)

PrefixLLM: LLM-aided Prefix Circuit Design
par: Xiao, Weihua, et autres
Publié: (2024)

NetDeTox: Adversarial and Efficient Evasion of Hardware-Security GNNs via RL-LLM Orchestration
par: Wang, Zeng, et autres
Publié: (2025)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
par: Hemadri, Raghu Vamshi, et autres
Publié: (2025)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
par: Fu, Weimin, et autres
Publié: (2026)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
par: Wang, Zeng, et autres
Publié: (2025)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
par: Roy, Prithwish Basu, et autres
Publié: (2026)

SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Design
par: Wang, Zeng, et autres
Publié: (2025)

HarmChip: Evaluating Hardware Security Centric LLM Safety via Jailbreak Benchmarking
par: Wang, Zeng, et autres
Publié: (2026)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
par: Knechtel, Johann, et autres
Publié: (2026)

Survey of different Large Language Model Architectures: Trends, Benchmarks, and Challenges
par: Shao, Minghao, et autres
Publié: (2024)

LLM4PQC - Accurate and Efficient Synthesis of PQC Cores by Feedback-Driven LLMs
par: Perera, Buddhi, et autres
Publié: (2026)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
par: Mankali, Lakshmi Likhitha, et autres
Publié: (2024)

GroundCount: Grounding Vision-Language Models with Object Detection for Mitigating Counting Hallucinations
par: Chen, Boyuan, et autres
Publié: (2026)

LockForge: Automating Paper-to-Code for Logic Locking with Multi-Agent Reasoning LLMs
par: Saha, Akashdeep, et autres
Publié: (2025)

OncoReason: Structuring Clinical Reasoning in LLMs for Robust and Interpretable Survival Prediction
par: Hemadri, Raghu Vamshi, et autres
Publié: (2025)

Code for All: Educational Applications of the "Vibe Coding" Hackathon in Programming Education across All Skill Levels
par: Chen, Ashley J., et autres
Publié: (2026)

From Trace to Line: LLM Agent for Real-World OSS Vulnerability Localization
par: Xi, Haoran, et autres
Publié: (2025)

Lightweight Countermeasures Against Static Power Side-Channel Attacks
par: Bhandari, Jitendra, et autres
Publié: (2024)

GUIDE: GenAI Units In Digital Design Education
par: Xiao, Weihua, et autres
Publié: (2026)

An Empirical Evaluation of LLMs for Solving Offensive Security Challenges
par: Shao, Minghao, et autres
Publié: (2024)

Generation Expansion Equilibria with Predictive Dispatch Model
par: Dalvi, Sourabh, et autres
Publié: (2024)

MARVEL: Multi-Agent RTL Vulnerability Extraction using Large Language Models
par: Collini, Luca, et autres
Publié: (2025)

ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
par: Bhandari, Jitendra, et autres
Publié: (2024)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
par: Roy, Prithwish Basu, et autres
Publié: (2025)

Different Dispatches
par: Humphries, David T.
Publié: (2025)

VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification
par: Yubeaton, Patrick, et autres
Publié: (2025)

LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs
par: Ahmad, Baleegh, et autres
Publié: (2025)

Hybrid-NL2SVA: Integrating RAG and Finetuning for LLM-based NL2SVA
par: Xiao, Weihua, et autres
Publié: (2025)

Preference-Agile Multi-Objective Optimization for Real-time Vehicle Dispatching
par: Jin, Jiahuan, et autres
Publié: (2026)

Microgrid Dispatching Optimization Based on Improved Multi‐Objective Firefly Algorithm
par: Zhihua Li, et autres
Publié: (2025)

Always be Pre-Training: Representation Learning for Network Intrusion Detection with GNNs
par: Gu, Zhengyao, et autres
Publié: (2024)

Dispatches from Eastern Europe
Publié: (1991)

Dispatches from Haiti, 2010
par: Conner Gorry MA
Publié: (2018)

R2V Agent: Teaching SLMs When to Ask for Help
par: Hemadri, Raghu Vamshi, et autres
Publié: (2026)

Data-Driven Two-Stage Distributionally Robust Dispatch of Multi-Energy Microgrid
par: Sun, Xunhang, et autres
Publié: (2025)