Imagen de Portada

VeriDispatcher: Multi-Model Dispatching through Pre-Inference Difficulty Prediction for RTL Generation Optimization

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Wang, Zeng, Xiao, Weihua, Shao, Minghao, Hemadri, Raghu Vamshi, Sinanoglu, Ozgur, Shafique, Muhammad, Karri, Ramesh
Formato:	Preprint
Publicado:	2025
Materias:	Machine Learning Artificial Intelligence
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

TrojanLoC: LLM-based Framework for RTL Trojan Localization
por: Xiao, Weihua, et al.
Publicado: (2025)

TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion
por: Sreekumar, Saideep, et al.
Publicado: (2026)

Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes
por: Fu, Weimin, et al.
Publicado: (2026)

Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation
por: Shao, Minghao, et al.
Publicado: (2026)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
por: Wang, Zeng, et al.
Publicado: (2025)

PrefixLLM: LLM-aided Prefix Circuit Design
por: Xiao, Weihua, et al.
Publicado: (2024)

NetDeTox: Adversarial and Efficient Evasion of Hardware-Security GNNs via RL-LLM Orchestration
por: Wang, Zeng, et al.
Publicado: (2025)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
por: Hemadri, Raghu Vamshi, et al.
Publicado: (2025)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
por: Roy, Prithwish Basu, et al.
Publicado: (2026)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
por: Wang, Zeng, et al.
Publicado: (2025)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
por: Fu, Weimin, et al.
Publicado: (2026)

SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Design
por: Wang, Zeng, et al.
Publicado: (2025)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
por: Knechtel, Johann, et al.
Publicado: (2026)

HarmChip: Evaluating Hardware Security Centric LLM Safety via Jailbreak Benchmarking
por: Wang, Zeng, et al.
Publicado: (2026)

Survey of different Large Language Model Architectures: Trends, Benchmarks, and Challenges
por: Shao, Minghao, et al.
Publicado: (2024)

LLM4PQC - Accurate and Efficient Synthesis of PQC Cores by Feedback-Driven LLMs
por: Perera, Buddhi, et al.
Publicado: (2026)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
por: Mankali, Lakshmi Likhitha, et al.
Publicado: (2024)

GroundCount: Grounding Vision-Language Models with Object Detection for Mitigating Counting Hallucinations
por: Chen, Boyuan, et al.
Publicado: (2026)

OncoReason: Structuring Clinical Reasoning in LLMs for Robust and Interpretable Survival Prediction
por: Hemadri, Raghu Vamshi, et al.
Publicado: (2025)

LockForge: Automating Paper-to-Code for Logic Locking with Multi-Agent Reasoning LLMs
por: Saha, Akashdeep, et al.
Publicado: (2025)

Code for All: Educational Applications of the "Vibe Coding" Hackathon in Programming Education across All Skill Levels
por: Chen, Ashley J., et al.
Publicado: (2026)

From Trace to Line: LLM Agent for Real-World OSS Vulnerability Localization
por: Xi, Haoran, et al.
Publicado: (2025)

Generation Expansion Equilibria with Predictive Dispatch Model
por: Dalvi, Sourabh, et al.
Publicado: (2024)

Lightweight Countermeasures Against Static Power Side-Channel Attacks
por: Bhandari, Jitendra, et al.
Publicado: (2024)

GUIDE: GenAI Units In Digital Design Education
por: Xiao, Weihua, et al.
Publicado: (2026)

Different Dispatches
por: Humphries, David T.
Publicado: (2025)

MARVEL: Multi-Agent RTL Vulnerability Extraction using Large Language Models
por: Collini, Luca, et al.
Publicado: (2025)

An Empirical Evaluation of LLMs for Solving Offensive Security Challenges
por: Shao, Minghao, et al.
Publicado: (2024)

LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs
por: Ahmad, Baleegh, et al.
Publicado: (2025)

VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification
por: Yubeaton, Patrick, et al.
Publicado: (2025)

Preference-Agile Multi-Objective Optimization for Real-time Vehicle Dispatching
por: Jin, Jiahuan, et al.
Publicado: (2026)

Microgrid Dispatching Optimization Based on Improved Multi‐Objective Firefly Algorithm
por: Zhihua Li, et al.
Publicado: (2025)

ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
por: Bhandari, Jitendra, et al.
Publicado: (2024)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
por: Roy, Prithwish Basu, et al.
Publicado: (2025)

Dispatches from Eastern Europe
Publicado: (1991)

Dispatches from Haiti, 2010
por: Conner Gorry MA
Publicado: (2018)

Hybrid-NL2SVA: Integrating RAG and Finetuning for LLM-based NL2SVA
por: Xiao, Weihua, et al.
Publicado: (2025)

Data-Driven Two-Stage Distributionally Robust Dispatch of Multi-Energy Microgrid
por: Sun, Xunhang, et al.
Publicado: (2025)

4-Pipeline Parallel Dispatch for Low-Bit GPU Neural Inference
por: Pirolo, Andres
Publicado: (2026)

Reinforcement Learning Optimizes Power Dispatch in Decentralized Power Grid
por: Lee, Yongsun, et al.
Publicado: (2024)