Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach

Documenti analoghi

• From LLM to Silicon: RL-Driven ASIC Architecture Exploration for On-Device AI Inference
  di: Ganti, Ravindra, et al.
  Pubblicazione: (2026)
• Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
  di: Huo, Juncheng, et al.
  Pubblicazione: (2025)
• Vorion: A RISC-V GPU with Hardware-Accelerated 3D Gaussian Rendering and Training
  di: Wang, Yipeng, et al.
  Pubblicazione: (2025)
• Static Hardware Partitioning on RISC-V -- Shortcomings, Limitations, and Prospects
  di: Ramsauer, Ralf, et al.
  Pubblicazione: (2022)
• SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
  di: Manoni, Simone, et al.
  Pubblicazione: (2025)