Copertina

Critical Path Aware Timing-Driven Global Placement for Large-Scale Heterogeneous FPGAs

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Jiang, He, Guo, Yi, Guo, Shikai, Liu, Huijiang, Li, Xiaochen, Wang, Ning, Di, Zhixiong
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Timing-Driven Global Placement by Efficient Critical Path Extraction
di: Shi, Yunqi, et al.
Pubblicazione: (2025)

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
di: Xu, Zhihao, et al.
Pubblicazione: (2024)

Escaping Flatland: A Placement Flow for Enabling 3D FPGAs
di: Hao, Cong, et al.
Pubblicazione: (2026)

LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization
di: Di, Zhixiong, et al.
Pubblicazione: (2023)

A Survey on LUT-based Deep Neural Networks Implemented in FPGAs
di: Guo, Zeyu
Pubblicazione: (2025)

Duet: Creating Harmony between Processors and Embedded FPGAs
di: Li, Ang, et al.
Pubblicazione: (2023)

Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs
di: Boston, Allen, et al.
Pubblicazione: (2025)

Analytical Heterogeneous Die-to-Die 3D Placement with Macros
di: Zhao, Yuxuan, et al.
Pubblicazione: (2024)

DAS-MP: Enabling High-Quality Macro Placement with Enhanced Dataflow Awareness
di: Zhao, Xiaotian, et al.
Pubblicazione: (2025)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
di: Wang, Xiaoke, et al.
Pubblicazione: (2026)

A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
di: Magalhães, Philippe, et al.
Pubblicazione: (2025)

Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs
di: Lee, Jiwoon, et al.
Pubblicazione: (2026)

RidgeWalker: Perfectly Pipelined Graph Random Walks on FPGAs
di: Tan, Hongshi, et al.
Pubblicazione: (2026)

Memory-efficient Sketch Acceleration for Handling Large Network Flows on FPGAs
di: Han, Zhaoyang, et al.
Pubblicazione: (2025)

QUADOL: A Quality-Driven Approximate Logic Synthesis Method Exploiting Dual-Output LUTs for Modern FPGAs
di: Shi, Jian, et al.
Pubblicazione: (2024)

Wavelet Based Frequency Detection Using FPGAs
di: Hill, Caleb, et al.
Pubblicazione: (2024)

LlamaF: An Efficient Llama2 Architecture Accelerator on Embedded FPGAs
di: Xu, Han, et al.
Pubblicazione: (2024)

Accelerating Electrostatics-based Global Placement with Enhanced FFT Computation
di: Zhang, Hangyu, et al.
Pubblicazione: (2025)

Coyote v2: Raising the Level of Abstraction for Data Center FPGAs
di: Ramhorst, Benjamin, et al.
Pubblicazione: (2025)

Studying the Degradation of Propagation Delay on FPGAs at the European XFEL
di: Lanzieri, Leandro, et al.
Pubblicazione: (2024)

Design and Implementation of Washing Machine HUD Using FPGAs
di: Stites, Norman, et al.
Pubblicazione: (2025)

FlightLLM: Efficient Large Language Model Inference with a Complete Mapping Flow on FPGAs
di: Zeng, Shulin, et al.
Pubblicazione: (2024)

Data-Rate-Aware High-Speed CNN Inference on FPGAs
di: Habermann, Tobias, et al.
Pubblicazione: (2026)

Challenges and Opportunities to Enable Large-Scale Computing via Heterogeneous Chiplets
di: Yang, Zhuoping, et al.
Pubblicazione: (2023)

Fast Generation of Custom Floating-Point Spatial Filters on FPGAs
di: Campos, Nelson, et al.
Pubblicazione: (2024)

smallNet: Implementation of a convolutional layer in tiny FPGAs
di: Bascuñán, Fernanda Zapata, et al.
Pubblicazione: (2025)

GreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions
di: Sudarshan, Chetan Choppali, et al.
Pubblicazione: (2023)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
di: Böttcher, Andreas, et al.
Pubblicazione: (2024)

DPUConfig: Optimizing ML Inference in FPGAs Using Reinforcement Learning
di: Patras, Alexandros, et al.
Pubblicazione: (2026)

Accelerating Boolean Constraint Propagation for Efficient SAT-Solving on FPGAs
di: Govindasamy, Hariprasadh, et al.
Pubblicazione: (2024)

Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs
di: Taka, Endri, et al.
Pubblicazione: (2024)

LUT-LLM: Efficient Large Language Model Inference with Memory-based Computations on FPGAs
di: He, Zifan, et al.
Pubblicazione: (2025)

ONNX-to-Hardware Design Flow for Adaptive Neural-Network Inference on FPGAs
di: Manca, Federico, et al.
Pubblicazione: (2024)

Development of an Energy-Efficient and Real-Time Data Movement Strategy for Next-Generation Heterogeneous Mixed-Criticality Systems
di: Benz, Thomas
Pubblicazione: (2026)

Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
di: Kida, Misaki, et al.
Pubblicazione: (2025)

Energy Efficient LSTM Accelerators for Embedded FPGAs through Parameterised Architecture Design
di: Qian, Chao, et al.
Pubblicazione: (2026)

Analyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs
di: Souvatzoglou, Ioanna, et al.
Pubblicazione: (2024)

An Energy-Efficient Artefact Detection Accelerator on FPGAs for Hyper-Spectral Satellite Imagery
di: Castelino, Cornell, et al.
Pubblicazione: (2024)

GraphMatch: Subgraph Query Processing on FPGAs
di: Dann, Jonas, et al.
Pubblicazione: (2024)

A Hierarchical Dataflow-Driven Heterogeneous Architecture for Wireless Baseband Processing
di: Jiang, Limin, et al.
Pubblicazione: (2024)