Cover Image

InF-ATPG: Intelligent FFR-Driven ATPG with Advanced Circuit Representation Guided Reinforcement Learning

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Sun, Bin, Zhang, Rengang, Chao, Zhiteng, Liu, Zizhen, Mu, Jianan, Ye, Jing, Li, Huawei
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Artificial Intelligence Machine Learning
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Extend IVerilog to Support Batch RTL Fault Simulation
by: Tang, Jiaping, et al.
Published: (2025)

Enhancing Test Efficiency through Automated ATPG-Aware Lightweight Scan Instrumentation
by: Paria, Sudipta, et al.
Published: (2025)

Pecker: Bug Localization Framework for Sequential Designs via Causal Chain Reconstruction
by: Tang, Jiaping, et al.
Published: (2026)

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning
by: Zhang, Xinyu, et al.
Published: (2026)

RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule
by: Tang, Jiaping, et al.
Published: (2025)

Iterative LLM-Based Assertion Generation Using Syntax-Semantic Representations for Functional Coverage-Guided Verification
by: Wang, Yonghao, et al.
Published: (2026)

CoverAssert: Iterative LLM Assertion Generation Driven by Functional Coverage via Syntax-Semantic Representations
by: Wang, Yonghao, et al.
Published: (2026)

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation
by: Wang, Yonghao, et al.
Published: (2026)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
by: Lyu, Hongqin, et al.
Published: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
by: Chao, Zhiteng, et al.
Published: (2025)

Arcane: An Assertion Reduction Framework through Semantic Clustering and MCTS-Guided Rule Exploring
by: Lyu, Hongqin, et al.
Published: (2026)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
by: Tang, Jiaping, et al.
Published: (2025)

On the Vulnerability of FHE Computation to Silent Data Corruption
by: Mu, Jianan, et al.
Published: (2026)

DeepAssert: An LLM-Aided Verification Framework with Fine-Grained Assertion Generation for Modules with Extracted Module Specifications
by: Wang, Yonghao, et al.
Published: (2025)

AssertFix: Empowering Automated Assertion Fix via Large Language Models
by: Lyu, Hongqin, et al.
Published: (2025)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
by: Liu, Zizhen, et al.
Published: (2026)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
by: Fang, Wenji, et al.
Published: (2025)

AssertGen: Enhancement of LLM-aided Assertion Generation through Cross-Layer Signal Bridging
by: Lyu, Hongqin, et al.
Published: (2025)

IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA
by: Jiang, Zesong, et al.
Published: (2024)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
by: Chowdhury, Animesh Basak, et al.
Published: (2024)

RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization with Knowledge-infused Reinforcement Learning
by: Cao, Weidong, et al.
Published: (2024)

Boolean-aware Boolean Circuit Classification: A Comprehensive Study on Graph Neural Network
by: Ni, Liwei, et al.
Published: (2024)

AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning
by: Li, Chongxiao, et al.
Published: (2026)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
by: Liu, Mingju, et al.
Published: (2024)

ShortCircuit: AlphaZero-Driven Circuit Design
by: Tsaras, Dimitrios, et al.
Published: (2024)

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
by: Gao, Ming, et al.
Published: (2025)

DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations
by: Khan, Sadaf, et al.
Published: (2024)

FsimNNs: An Open-Source Graph Neural Network Platform for SEU Simulation-based Fault Injection
by: Lu, Li, et al.
Published: (2025)

HLSPilot: LLM-based High-Level Synthesis
by: Xiong, Chenwei, et al.
Published: (2024)

DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale
by: Zheng, Ziyang, et al.
Published: (2025)

FlexMem: High-Parallel Near-Memory Architecture for Flexible Dataflow in Fully Homomorphic Encryption
by: Shi, Shangyi, et al.
Published: (2025)

LLMulator: Generalizable Cost Modeling for Dataflow Accelerators with Input-Adaptive Control Flow
by: Chang, Kaiyan, et al.
Published: (2025)

Analysis of LLM Vulnerability to GPU Soft Errors: An Instruction-Level Fault Injection Study
by: Chai, Duo, et al.
Published: (2025)

Advanced Strategies for Uncertainty-Guided Live Measurement Sequencing in Fast, Robust SAR ADC Linearity Testing
by: Schey, Thorben, et al.
Published: (2025)

Leveraging Application-Specific Knowledge for Energy-Efficient Deep Learning Accelerators on Resource-Constrained FPGAs
by: Qian, Chao
Published: (2025)

ApproxPilot: A GNN-based Accelerator Approximation Framework
by: Zhang, Qing, et al.
Published: (2024)

SigDLA: A Deep Learning Accelerator Extension for Signal Processing
by: Fu, Fangfa, et al.
Published: (2024)

CPPL: A Circuit Prompt Programming Language
by: Yin, Shuo, et al.
Published: (2026)

JugglePAC: A Pipelined Accumulation Circuit
by: Houraniah, Ahmad, et al.
Published: (2023)

Recurrent CircuitSAT Sampling for Sequential Circuits
by: Ardakani, Arash, et al.
Published: (2025)