:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Author:	Yousefzadeh, Amirreza
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Artificial Intelligence Signal Processing
Online Access:	https://arxiv.org/abs/2512.00113
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Bio-RV: Low-Power Resource-Efficient RISC-V Processor for Biomedical Applications
by: Sharma, Vijay Pratap, et al.
Published: (2026)

Deep-Unrolling Multidimensional Harmonic Retrieval Algorithms on Neuromorphic Hardware
by: Andrei, Vlad C., et al.
Published: (2024)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
by: Darvishi, Mostafa
Published: (2025)

Roadmap to Neuromorphic Computing with Emerging Technologies
by: Mehonic, Adnan, et al.
Published: (2024)

Explore Activation Sparsity in Recurrent LLMs for Energy-Efficient Neuromorphic Computing
by: Knunyants, Ivan, et al.
Published: (2025)

Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing
by: Yousefzadeh, Amirreza, et al.
Published: (2026)

Precision-Scalable Microscaling Datapaths with Optimized Reduction Tree for Efficient NPU Integration
by: Cuyckens, Stef, et al.
Published: (2025)

AxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming
by: Sahoo, Siva Satyendra, et al.
Published: (2023)

Low-rank Preconditioning in Beamspace Domain For Massive MU-MIMO Long-Term Beamforming
by: Kiani, Amirreza, et al.
Published: (2026)

Interference Suppression for Massive MU-MIMO Long-Term Beamforming with Matrix Inversion Approximation
by: Kiani, Amirreza, et al.
Published: (2026)

Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
by: Bhattacharjya, Rajat, et al.
Published: (2023)

Enable Lightweight and Precision-Scalable Posit/IEEE-754 Arithmetic in RISC-V Cores for Transprecision Computing
by: Li, Qiong, et al.
Published: (2025)

A Spatial Array for Spectrally Agile Wireless Processing
by: Rasteh, Ali, et al.
Published: (2025)

HYPERDOA: Robust and Efficient DoA Estimation using Hyperdimensional Computing
by: Bhattacharjya, Rajat, et al.
Published: (2025)

AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAG
by: Shi, Yichen, et al.
Published: (2024)

MINIMALIST: switched-capacitor circuits for efficient in-memory computation of gated recurrent units
by: Billaudelle, Sebastian, et al.
Published: (2025)

FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMs
by: Khandelwal, Shashwat, et al.
Published: (2025)

Deep Learning-Driven Black-Box Doherty Power Amplifier with Pixelated Output Combiner and Extended Efficiency Range
by: Zhou, Han, et al.
Published: (2026)

LOREN: Low Rank-Based Code-Rate Adaptation in Neural Receivers
by: Van Bolderik, Bram, et al.
Published: (2026)

A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
by: Jaswal, Pragun, et al.
Published: (2026)

Scalable Wavelength Arbitration for Microring-based DWDM Transceivers
by: Choi, Sunjin, et al.
Published: (2024)

Neuromorphic Computing for Low-Power Artificial Intelligence
by: Katti, Keshava, et al.
Published: (2026)

ONE-SA: Enabling Nonlinear Operations in Systolic Arrays for Efficient and Flexible Neural Network Inference
by: Sun, Ruiqi, et al.
Published: (2024)

Single-Event Upset Analysis of a Systolic Array based Deep Neural Network Accelerator
by: Jonckers, Naïn, et al.
Published: (2024)

MEDUSA: Scalable Biometric Sensing in the Wild through Distributed MIMO Radars
by: Li, Yilong, et al.
Published: (2023)

Low-latency D-MIMO Localization using Distributed Scalable Message-Passing Algorithm
by: Iancu, Dumitra, et al.
Published: (2025)

Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
by: Darvishi, Mostafa
Published: (2026)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
by: Kavishwar, Mihir, et al.
Published: (2025)

SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
by: Versluis, Manno, et al.
Published: (2025)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
by: Yu, Jianyi, et al.
Published: (2025)

ELSA: An ELastic SNN Inference Architecture for Efficient Neuromorphic Computing
by: You, Kang, et al.
Published: (2026)

ListenToJESD204B: A Lightweight Open-Source JESD204B IP Core for FPGA-Based Ultrasound Acquisition systems
by: Bhattacharjee, Soumyo, et al.
Published: (2025)

Channel-Coherence-Adaptive Two-Stage Fully Digital Combining for mmWave MIMO Systems
by: Khorsandmanesh, Yasaman, et al.
Published: (2025)

Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations
by: Armeniakos, Giorgos, et al.
Published: (2024)

Recent Advances in mm-Wave and Sub-THz/THz Oscillators for FutureG Technologies
by: Behmanesh, Baktash, et al.
Published: (2026)

DarwinWafer: A Wafer-Scale Neuromorphic Chip
by: Zhu, Xiaolei, et al.
Published: (2025)

Ray Antenna Array: A Novel Cost-Effective Multi-Antenna Architecture for Enhanced Wireless Communication
by: Dong, Zhenjun, et al.
Published: (2025)

HiAER-Spike Software-Hardware Reconfigurable Platform for Event-Driven Neuromorphic Computing at Scale
by: Frank, Gwenevere, et al.
Published: (2026)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
by: Harlikar, Pracheta, et al.
Published: (2025)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
by: Bharadwaj, Suhas Suresh, et al.
Published: (2025)