Imagen de Portada

From RISC-V Cores to Neuromorphic Arrays: A Tutorial on Building Scalable Digital Neuromorphic Processors

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autor principal:	Yousefzadeh, Amirreza
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Artificial Intelligence Signal Processing
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Bio-RV: Low-Power Resource-Efficient RISC-V Processor for Biomedical Applications
por: Sharma, Vijay Pratap, et al.
Publicado: (2026)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
por: Darvishi, Mostafa
Publicado: (2025)

Deep-Unrolling Multidimensional Harmonic Retrieval Algorithms on Neuromorphic Hardware
por: Andrei, Vlad C., et al.
Publicado: (2024)

Roadmap to Neuromorphic Computing with Emerging Technologies
por: Mehonic, Adnan, et al.
Publicado: (2024)

Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing
por: Yousefzadeh, Amirreza, et al.
Publicado: (2026)

Explore Activation Sparsity in Recurrent LLMs for Energy-Efficient Neuromorphic Computing
por: Knunyants, Ivan, et al.
Publicado: (2025)

AxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming
por: Sahoo, Siva Satyendra, et al.
Publicado: (2023)

Precision-Scalable Microscaling Datapaths with Optimized Reduction Tree for Efficient NPU Integration
por: Cuyckens, Stef, et al.
Publicado: (2025)

Low-rank Preconditioning in Beamspace Domain For Massive MU-MIMO Long-Term Beamforming
por: Kiani, Amirreza, et al.
Publicado: (2026)

Interference Suppression for Massive MU-MIMO Long-Term Beamforming with Matrix Inversion Approximation
por: Kiani, Amirreza, et al.
Publicado: (2026)

Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
por: Bhattacharjya, Rajat, et al.
Publicado: (2023)

Enable Lightweight and Precision-Scalable Posit/IEEE-754 Arithmetic in RISC-V Cores for Transprecision Computing
por: Li, Qiong, et al.
Publicado: (2025)

A Spatial Array for Spectrally Agile Wireless Processing
por: Rasteh, Ali, et al.
Publicado: (2025)

A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
por: Jaswal, Pragun, et al.
Publicado: (2026)

Neuromorphic Computing for Low-Power Artificial Intelligence
por: Katti, Keshava, et al.
Publicado: (2026)

Scalable Wavelength Arbitration for Microring-based DWDM Transceivers
por: Choi, Sunjin, et al.
Publicado: (2024)

HYPERDOA: Robust and Efficient DoA Estimation using Hyperdimensional Computing
por: Bhattacharjya, Rajat, et al.
Publicado: (2025)

ONE-SA: Enabling Nonlinear Operations in Systolic Arrays for Efficient and Flexible Neural Network Inference
por: Sun, Ruiqi, et al.
Publicado: (2024)

Single-Event Upset Analysis of a Systolic Array based Deep Neural Network Accelerator
por: Jonckers, Naïn, et al.
Publicado: (2024)

AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAG
por: Shi, Yichen, et al.
Publicado: (2024)

MEDUSA: Scalable Biometric Sensing in the Wild through Distributed MIMO Radars
por: Li, Yilong, et al.
Publicado: (2023)

Low-latency D-MIMO Localization using Distributed Scalable Message-Passing Algorithm
por: Iancu, Dumitra, et al.
Publicado: (2025)

MINIMALIST: switched-capacitor circuits for efficient in-memory computation of gated recurrent units
por: Billaudelle, Sebastian, et al.
Publicado: (2025)

FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMs
por: Khandelwal, Shashwat, et al.
Publicado: (2025)

Deep Learning-Driven Black-Box Doherty Power Amplifier with Pixelated Output Combiner and Extended Efficiency Range
por: Zhou, Han, et al.
Publicado: (2026)

LOREN: Low Rank-Based Code-Rate Adaptation in Neural Receivers
por: Van Bolderik, Bram, et al.
Publicado: (2026)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
por: Kavishwar, Mihir, et al.
Publicado: (2025)

ELSA: An ELastic SNN Inference Architecture for Efficient Neuromorphic Computing
por: You, Kang, et al.
Publicado: (2026)

SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
por: Versluis, Manno, et al.
Publicado: (2025)

ListenToJESD204B: A Lightweight Open-Source JESD204B IP Core for FPGA-Based Ultrasound Acquisition systems
por: Bhattacharjee, Soumyo, et al.
Publicado: (2025)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
por: Yu, Jianyi, et al.
Publicado: (2025)

Channel-Coherence-Adaptive Two-Stage Fully Digital Combining for mmWave MIMO Systems
por: Khorsandmanesh, Yasaman, et al.
Publicado: (2025)

Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
por: Darvishi, Mostafa
Publicado: (2026)

Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations
por: Armeniakos, Giorgos, et al.
Publicado: (2024)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
por: Harlikar, Pracheta, et al.
Publicado: (2025)

HiAER-Spike Software-Hardware Reconfigurable Platform for Event-Driven Neuromorphic Computing at Scale
por: Frank, Gwenevere, et al.
Publicado: (2026)

DarwinWafer: A Wafer-Scale Neuromorphic Chip
por: Zhu, Xiaolei, et al.
Publicado: (2025)

Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
por: Barocci, Michelangelo, et al.
Publicado: (2026)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
por: Bharadwaj, Suhas Suresh, et al.
Publicado: (2025)

GenAI-Driven Approach to RISC-V Supply Chain Exploration
por: Petrovic, Nenad, et al.
Publicado: (2026)