Cover Image

A 40 GHz Low-Power Variable-Gain Low Noise Amplifier in 28-nm CMOS Process

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Reddy, Harshith, Arora, Pankaj
Format:	Preprint
Published:	2025
Subjects:	Signal Processing B.7.1
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

L-Sort: On-chip Spike Sorting with Efficient Median-of-Median Detection and Localization-based Clustering
by: Han, Yuntao, et al.
Published: (2025)

L-Sort: An Efficient Hardware for Real-time Multi-channel Spike Sorting with Localization
by: Han, Yuntao, et al.
Published: (2024)

EdgeSpike: Spiking Neural Networks for Low-Power Autonomous Sensing in Edge IoT Architectures
by: Lundstrom-Imanov, Gustav Olaf Yunus Laitinen-Fredriksson, et al.
Published: (2026)

Sub-mW 30GHz Variable-Gain LNA in 22nm FDSOI CMOS for Low-Power Tapered mm-Wave 5G/6G Phased-Array Receivers
by: Spasaro, M., et al.
Published: (2024)

Reed-Muller Error-Correction Code Encoder for SFQ-to-CMOS Interface Circuits
by: Mustafa, Yerzhan, et al.
Published: (2026)

NeuroPDE: A Neuromorphic PDE Solver Based on Spintronic and Ferroelectric Devices
by: Fu, Siqing, et al.
Published: (2025)

TOM: A Ternary Read-only Memory Accelerator for LLM-powered Edge Intelligence
by: Guan, Hongyi, et al.
Published: (2026)

Design and Implementation of a Low-Power Low-Noise Biopotential Amplifier in 28 nm CMOS Technology with a Compact Die-Area of 2500 $μ$m$^2$
by: Koleibi, Esmaeil Ranjbar, et al.
Published: (2024)

A Digital Twin Platform Enabling Monolithic Crystal-Free Bluetooth Low Energy Single-Chip Sensor Motes
by: Hippe, Brandon P., et al.
Published: (2026)

Magnetic flux imaging in a 3D superconductor integrated circuit
by: Ren, Tong, et al.
Published: (2025)

Spiking Neural Networks for SAR Interferometric Phase Unwrapping: A Theoretical Framework for Energy-Efficient Processing
by: Bara, Marc
Published: (2025)

AuthenTree: A Scalable MPC-Based Distributed Trust Architecture for Chiplet-based Heterogeneous Systems
by: Tashdid, Ishraq, et al.
Published: (2025)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
by: Zhang, Yuhan, et al.
Published: (2026)

Fabrication and Experimental Study of Prototype NdFeB Helical Undulators
by: Balal, Nezah, et al.
Published: (2025)

Monolithic 3D FPGAs Utilizing Back-End-of-Line Configuration Memories
by: Waqar, Faaiq, et al.
Published: (2025)

RISCBench: Benchmarking RISC-V Orchestration Efficiency in FPGA and FPGA-Like Computing Engines
by: Ojika, Dave, et al.
Published: (2025)

A 24-GHz CMOS Transformer-Based Three-Tline Series Doherty Power Amplifier Achieving 39% PAE
by: Wang, Zheng, et al.
Published: (2025)

Dataflow & Tiling Strategies in Edge-AI FPGA Accelerators: A Comprehensive Literature Review
by: Li, Richie
Published: (2025)

basic_RV32s: An Open-Source Microarchitectural Roadmap for RISC-V RV32I
by: Kang, Hyun Woo, et al.
Published: (2025)

Spectral engineering of optical microresonators in anisotropic lithium niobate crystal
by: Zhang, Ke, et al.
Published: (2024)

ViPer NL-COMM: Making Vector Perturbation Precoding Practical
by: Thomas, Thomas James, et al.
Published: (2026)

A 16.28 ppm/$^\circ$C Temperature Coefficient, 0.5V Low-Voltage CMOS Voltage Reference with Curvature Compensation
by: Reddy, Harshith, et al.
Published: (2025)

PowerRadio: Manipulate Sensor Measurementvia Power GND Radiation
by: Jiang, Yan, et al.
Published: (2024)

GainSight: A Unified Framework for Data Lifetime Profiling and Heterogeneous Memory Composition
by: Li, Peijing, et al.
Published: (2025)

RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
by: Kang, Hyunwoo
Published: (2026)

ECOLogic: Enabling Circular, Obfuscated, and Adaptive Logic via eFPGA-Augmented SoCs
by: Tashdid, Ishraq, et al.
Published: (2025)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
by: Aspros, Maxime Henri, et al.
Published: (2025)

Biological Intuition on Digital Hardware: An RTL Implementation of Poisson-Encoded SNNs for Static Image Classification
by: Das, Debabrata, et al.
Published: (2026)

A 65 nm Bayesian Neural Network Accelerator with 360 fJ/Sample In-Word GRNG for AI Uncertainty Estimation
by: Enciso, Zephan M., et al.
Published: (2025)

Delta6: A Low-Cost, 6-DOF Force-Sensing Flexible End-Effector
by: Feng, Yue, et al.
Published: (2026)

Lightweight Error-Correction Code Encoders in Superconducting Electronic Systems
by: Mustafa, Yerzhan, et al.
Published: (2025)

Effective tuning methods for few-electron regime in gate-defined quantum dots
by: Yang, Chanuk, et al.
Published: (2024)

Design and Implementation of an FPGA-Based Hardware Accelerator for Transformer
by: Li, Richie, et al.
Published: (2025)

Toward Thermodynamic Reservoir Computing: Exploring SHA-256 ASICs as Potential Physical Substrates
by: de Lafuente, Francisco Angulo, et al.
Published: (2026)

Time Domain Near Memory Computing Engine
by: Antal, Sarthak, et al.
Published: (2026)

Nonvolatile Charge-Domain Attention with HZO Ferroelectric Capacitors: A Simulation-Based Device-to-System Evaluation
by: Abouagour, Faris
Published: (2026)

A Fully Tunable Ultra-Low Power Current-Mode Memory Cell in Standard CMOS Technology
by: Fyon, Arthur, et al.
Published: (2026)

Minimal Neuron Circuits -- Part I: Resonators
by: Nabil, Amr, et al.
Published: (2025)

Minimal Neuron Circuits: Bursters
by: Nabil, Amr, et al.
Published: (2025)

RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
by: Yildirim, Muhammed, et al.
Published: (2025)