Cover Image

TrojanLoC: LLM-based Framework for RTL Trojan Localization

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Xiao, Weihua, Wang, Zeng, Shao, Minghao, Hemadri, Raghu Vamshi, Sinanoglu, Ozgur, Shafique, Muhammad, Knechtel, Johann, Garg, Siddharth, Karri, Ramesh
Format:	Preprint
Published:	2025
Subjects:	Cryptography and Security
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion
by: Sreekumar, Saideep, et al.
Published: (2026)

NetDeTox: Adversarial and Efficient Evasion of Hardware-Security GNNs via RL-LLM Orchestration
by: Wang, Zeng, et al.
Published: (2025)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
by: Knechtel, Johann, et al.
Published: (2026)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
by: Wang, Zeng, et al.
Published: (2025)

HarmChip: Evaluating Hardware Security Centric LLM Safety via Jailbreak Benchmarking
by: Wang, Zeng, et al.
Published: (2026)

LLM4PQC - Accurate and Efficient Synthesis of PQC Cores by Feedback-Driven LLMs
by: Perera, Buddhi, et al.
Published: (2026)

SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Design
by: Wang, Zeng, et al.
Published: (2025)

VeriDispatcher: Multi-Model Dispatching through Pre-Inference Difficulty Prediction for RTL Generation Optimization
by: Wang, Zeng, et al.
Published: (2025)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
by: Mankali, Lakshmi Likhitha, et al.
Published: (2024)

ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
by: Bhandari, Jitendra, et al.
Published: (2024)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
by: Wang, Zeng, et al.
Published: (2025)

Lightweight Countermeasures Against Static Power Side-Channel Attacks
by: Bhandari, Jitendra, et al.
Published: (2024)

LockForge: Automating Paper-to-Code for Logic Locking with Multi-Agent Reasoning LLMs
by: Saha, Akashdeep, et al.
Published: (2025)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
by: Roy, Prithwish Basu, et al.
Published: (2026)

An Empirical Evaluation of LLMs for Solving Offensive Security Challenges
by: Shao, Minghao, et al.
Published: (2024)

TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
by: Wang, Fangzhou, et al.
Published: (2024)

From Trace to Line: LLM Agent for Real-World OSS Vulnerability Localization
by: Xi, Haoran, et al.
Published: (2025)

LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
by: Wang, Zeng, et al.
Published: (2024)

Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes
by: Fu, Weimin, et al.
Published: (2026)

Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation
by: Shao, Minghao, et al.
Published: (2026)

TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
by: Thorat, Kiran, et al.
Published: (2025)

Neural Trojans
by: Liu, Yuntao, et al.
Published: (2017)

MetaCipher: A Time-Persistent and Universal Multi-Agent Framework for Cipher-Based Jailbreak Attacks for LLMs
by: Chen, Boyuan, et al.
Published: (2025)

SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
by: Bhandari, Jitendra, et al.
Published: (2024)

TrojanWhisper: Evaluating Pre-trained LLMs to Detect and Localize Hardware Trojans
by: Faruque, Md Omar, et al.
Published: (2024)

Targeted Wearout Attacks in Microprocessor Cores
by: Mashburn, Joshua, et al.
Published: (2025)

LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs
by: Ahmad, Baleegh, et al.
Published: (2025)

HeisenTrojans: They Are Not There Until They Are Triggered
by: Mavurapu, Akshita Reddy, et al.
Published: (2023)

Game of Trojans: Adaptive Adversaries Against Output-based Trojaned-Model Detectors
by: Sahabandu, Dinuka, et al.
Published: (2024)

TrojanDec: Data-free Detection of Trojan Inputs in Self-supervised Learning
by: Liu, Yupei, et al.
Published: (2025)

PrefixLLM: LLM-aided Prefix Circuit Design
by: Xiao, Weihua, et al.
Published: (2024)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
by: Hemadri, Raghu Vamshi, et al.
Published: (2025)

Unleashing GHOST: An LLM-Powered Framework for Automated Hardware Trojan Design
by: Faruque, Md Omar, et al.
Published: (2024)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
by: Fu, Weimin, et al.
Published: (2026)

Hardware Trojans in Quantum Circuits, Their Impacts, and Defense
by: Roy, Rupshali, et al.
Published: (2024)

Trojan Cleansing with Neural Collapse
by: Gu, Xihe, et al.
Published: (2024)

LATENT: LLM-Augmented Trojan Insertion and Evaluation Framework for Analog Netlist Topologies
by: Chaudhuri, Jayeeta, et al.
Published: (2025)

Logic Encryption: This Time for Real
by: Karn, Rupesh Raj, et al.
Published: (2025)

The Philosopher's Stone: Trojaning Plugins of Large Language Models
by: Dong, Tian, et al.
Published: (2023)

Protecting Model Adaptation from Trojans in the Unlabeled Data
by: Sheng, Lijun, et al.
Published: (2024)