Cover Image

Logic Encryption: This Time for Real

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Karn, Rupesh Raj, Mankali, Lakshmi Likhitha, Wang, Zeng, Sreekumar, Saideep, Roy, Prithwish Basu, Sinanoglu, Ozgur, Alrahis, Lilas, Knechtel, Johann
Format:	Preprint
Published:	2025
Subjects:	Cryptography and Security Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
by: Wang, Zeng, et al.
Published: (2024)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
by: Mankali, Lakshmi Likhitha, et al.
Published: (2024)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
by: Wang, Zeng, et al.
Published: (2025)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
by: Wang, Zeng, et al.
Published: (2025)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
by: Roy, Prithwish Basu, et al.
Published: (2026)

TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion
by: Sreekumar, Saideep, et al.
Published: (2026)

TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
by: Wang, Fangzhou, et al.
Published: (2024)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
by: Knechtel, Johann, et al.
Published: (2026)

Targeted Wearout Attacks in Microprocessor Cores
by: Mashburn, Joshua, et al.
Published: (2025)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
by: Roy, Prithwish Basu, et al.
Published: (2025)

Lightweight Countermeasures Against Static Power Side-Channel Attacks
by: Bhandari, Jitendra, et al.
Published: (2024)

SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Design
by: Wang, Zeng, et al.
Published: (2025)

LockForge: Automating Paper-to-Code for Logic Locking with Multi-Agent Reasoning LLMs
by: Saha, Akashdeep, et al.
Published: (2025)

Three-Input Ciphertext Multiplication for Homomorphic Encryption
by: Akherati, Sajjad, et al.
Published: (2024)

SoK: Fully Homomorphic Encryption Accelerators
by: Zhang, Junxue, et al.
Published: (2022)

FHECore: Rethinking GPU Microarchitecture for Fully Homomorphic Encryption
by: Daksha, Lohit, et al.
Published: (2026)

Low-Complexity Integer Divider Architecture for Homomorphic Encryption
by: Akherati, Sajjad, et al.
Published: (2024)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
by: Jeon, Yeonsoo, et al.
Published: (2025)

GME: GPU-based Microarchitectural Extensions to Accelerate Homomorphic Encryption
by: Shivdikar, Kaustubh, et al.
Published: (2023)

FAME: FPGA Acceleration of Secure Matrix Multiplication with Homomorphic Encryption
by: Xu, Zhihan, et al.
Published: (2025)

FLASH-FHE: A Heterogeneous Architecture for Fully Homomorphic Encryption Acceleration
by: Zhang, Junxue, et al.
Published: (2025)

Reliability Analysis of Fully Homomorphic Encryption Systems Under Memory Faults
by: Rajagede, Rian Adam, et al.
Published: (2025)

Taiyi: A high-performance CKKS accelerator for Practical Fully Homomorphic Encryption
by: Fan, Shengyu, et al.
Published: (2024)

DNA-HHE: Dual-mode Near-network Accelerator for Hybrid Homomorphic Encryption on the Edge
by: Zhao, Yifan, et al.
Published: (2025)

CoFHEE: A Co-processor for Fully Homomorphic Encryption Execution (Extended Version)
by: Nabeel, Mohammed, et al.
Published: (2022)

HE^2: A Communication-Light Heterogeneous Architecture for Efficient Fully Homomorphic Encryption
by: Shi, Shangyi, et al.
Published: (2026)

eFPE: Design, Implementation, and Evaluation of a Lightweight Format-Preserving Encryption Algorithm for Embedded Systems
by: Hegde, Nishant Vasantkumar, et al.
Published: (2025)

ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
by: Porlapothula, Dilli Babu, et al.
Published: (2025)

Utilizing Layout Effects for Analog Logic Locking
by: Aljafar, Muayad J., et al.
Published: (2024)

The Impact of Logic Locking on Confidentiality: An Automated Evaluation
by: Reimann, Lennart M., et al.
Published: (2025)

On the Influence of the Laser Illumination on the Logic Cells Current Consumption
by: Petryk, Dmytro, et al.
Published: (2024)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
by: Deutschbein, Calvin, et al.
Published: (2025)

PaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption
by: Tan, Weihang, et al.
Published: (2023)

PoSyn: Secure Power Side-Channel Aware Synthesis
by: Srivastava, Amisha, et al.
Published: (2025)

Always be Pre-Training: Representation Learning for Network Intrusion Detection with GNNs
by: Gu, Zhengyao, et al.
Published: (2024)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
by: Liu, Yuntao, et al.
Published: (2023)

ResiLogic: Leveraging Composability and Diversity to Design Fault and Intrusion Resilient Chips
by: Sheikh, Ahmad T., et al.
Published: (2024)

Exploiting the Lock: Leveraging MiG-V's Logic Locking for Secret-Data Extraction
by: Reimann, Lennart M., et al.
Published: (2024)

CiFlow: Dataflow Analysis and Optimization of Key Switching for Homomorphic Encryption
by: Neda, Negar, et al.
Published: (2023)

Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
by: Raj, Kshitij, et al.
Published: (2025)