Image de couverture de livre

A WASM-Subset Stack Architecture for Low-cost FPGAs using Open-Source EDA Flows

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteur principal:	Chakrabarti, Aradhya
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture Emerging Technologies C.1.3; B.5.1
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories
par: Lee, Ming-Yen, et autres
Publié: (2025)

Time Domain Near Memory Computing Engine
par: Antal, Sarthak, et autres
Publié: (2026)

Mestra: Exploring Migration on Virtualized CGRAs
par: Kyriazis, Agamemnon, et autres
Publié: (2026)

Nonvolatile Charge-Domain Attention with HZO Ferroelectric Capacitors: A Simulation-Based Device-to-System Evaluation
par: Abouagour, Faris
Publié: (2026)

Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing
par: Yadav, Priyanshu
Publié: (2025)

RayFlex: An Open-Source RTL Implementation of the Hardware Ray Tracer Datapath
par: Shen, Fangjia, et autres
Publié: (2024)

CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms
par: Waqar, Faaiq, et autres
Publié: (2025)

Fast and Practical Strassen's Matrix Multiplication using FPGAs
par: Ahmad, Afzal, et autres
Publié: (2024)

ECOLogic: Enabling Circular, Obfuscated, and Adaptive Logic via eFPGA-Augmented SoCs
par: Tashdid, Ishraq, et autres
Publié: (2025)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
par: Chen, Lei, et autres
Publié: (2024)

Computing with Clocks
par: Edwards, Jonathan, et autres
Publié: (2024)

GainSight: A Unified Framework for Data Lifetime Profiling and Heterogeneous Memory Composition
par: Li, Peijing, et autres
Publié: (2025)

A Customized Memory-aware Architecture for Biological Sequence Alignment
par: Akbari, Nasrin, et autres
Publié: (2025)

Eventprop training for efficient neuromorphic applications
par: Shoesmith, Thomas, et autres
Publié: (2025)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
par: Zhang, Yuhan, et autres
Publié: (2026)

Tekum: Balanced Ternary Tapered Precision Real Arithmetic
par: Hunhold, Laslo
Publié: (2025)

Flexing RISC-V Instruction Subset Processors to Extreme Edge
par: Raisiardali, Alireza, et autres
Publié: (2025)

Evaluating Computing Platforms for Sustainability: A Comparative Analysis of FPGAs against ASICs, GPUs, and CPUs
par: Sudarshan, Chetan Choppali, et autres
Publié: (2026)

SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
par: Parameshwara, Arya
Publié: (2025)

MEDEA: A Design-Time Multi-Objective Manager for Energy-Efficient DNN Inference on Heterogeneous Ultra-Low Power Platforms
par: Taji, Hossein, et autres
Publié: (2025)

FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
par: Parameshwara, Arya, et autres
Publié: (2025)

OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
par: Lebold, Denis, et autres
Publié: (2026)

A Novel Low-Power Cache Architecture Based on 6-Transistor SRAM Cells
par: Dizabadi, Naser Khatti, et autres
Publié: (2026)

Make LLM Inference Affordable to Everyone: Augmenting GPU Memory with NDP-DIMM
par: Liu, Lian, et autres
Publié: (2025)

Non-interfering On-line and In-field SoC Testing
par: Strauch, Tobias
Publié: (2024)

TriADA: Massively Parallel Trilinear Matrix-by-Tensor Multiply-Add Algorithm and Device Architecture for the Acceleration of 3D Discrete Transformations
par: Sedukhin, Stanislav, et autres
Publié: (2025)

Systolic Arrays and Structured Pruning Co-design for Efficient Transformers in Edge Systems
par: Palacios, Pedro, et autres
Publié: (2024)

Modeling and Simulation Frameworks for Processing-in-Memory Architectures
par: Aghaei, Mahdi, et autres
Publié: (2025)

Architectural and System Implications of CXL-enabled Tiered Memory
par: Yang, Yujie, et autres
Publié: (2025)

Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
par: Andrulis, Tanner, et autres
Publié: (2024)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
par: Xie, Yanyue, et autres
Publié: (2024)

Cognition Engines: A Row-Scale HVDC Architecture for Computational Continuity of AI
par: Churnock, Paul
Publié: (2025)

ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
par: Sedaghatgoo, Ali, et autres
Publié: (2024)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
par: Hajisadeghi, Amir M., et autres
Publié: (2024)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
par: M, Amogh K, et autres
Publié: (2025)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
par: Leon, Vasileios, et autres
Publié: (2024)

HERMES: High-Performance RISC-V Memory Hierarchy for ML Workloads
par: Suryadevara, Pranav
Publié: (2025)

Toward Digital Twins in 3D IC Packaging: A Critical Review of Physics, Data, and Hybrid Architectures
par: Datta, Gourab, et autres
Publié: (2026)

Aurora: Architecting Argonne's First Exascale Supercomputer for Accelerated Scientific Discovery
par: Allcock, William E., et autres
Publié: (2025)

A Low-Cost Reliable Racetrack Cache Based on Data Compression
par: Cheshmikhani, Elham, et autres
Publié: (2025)