Copertina

SAT-MapIt: A SAT-based Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Tirelli, Cristian, Ferretti, Lorenzo, Pozzi, Laura
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Mapping code on Coarse Grained Reconfigurable Arrays using a SAT solver
di: Tirelli, Cristian, et al.
Pubblicazione: (2025)

SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
di: Tirelli, Cristian, et al.
Pubblicazione: (2024)

Monomorphism-based CGRA Mapping via Space and Time Decoupling
di: Tirelli, Cristian, et al.
Pubblicazione: (2025)

DICE: Enabling Efficient General-Purpose SIMT Execution with Statically Scheduled Coarse-Grained Reconfigurable Arrays
di: Wang, Jiayi, et al.
Pubblicazione: (2026)

NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable Architectures
di: Li, Shangkun, et al.
Pubblicazione: (2026)

Accelerating Boolean Constraint Propagation for Efficient SAT-Solving on FPGAs
di: Govindasamy, Hariprasadh, et al.
Pubblicazione: (2024)

Recurrent CircuitSAT Sampling for Sequential Circuits
di: Ardakani, Arash, et al.
Pubblicazione: (2025)

Capstone: Power-Capped Pipelining for Coarse-Grained Reconfigurable Array Compilers
di: Yarzada, Sabrina, et al.
Pubblicazione: (2026)

Mapping Fusion: Improving FPGA Technology Mapping with ASIC Mapper
di: Yu, Cunxi
Pubblicazione: (2025)

HeLEx: A Heterogeneous Layout Explorer for Spatial Elastic Coarse-Grained Reconfigurable Arrays
di: Du, Alan Jia Bao, et al.
Pubblicazione: (2025)

Reconfigurable Stream Network Architecture
di: Wang, Chengyue, et al.
Pubblicazione: (2024)

RED: Energy Optimization Framework for eDRAM-based PIM with Reconfigurable Voltage Swing and Retention-aware Scheduling
di: Kim, Jae-Young, et al.
Pubblicazione: (2025)

Evolution, Challenges, and Optimization in Computer Architecture: The Role of Reconfigurable Systems
di: Ederhion, Jefferson, et al.
Pubblicazione: (2024)

Nexus Machine: An Active Message Inspired Reconfigurable Architecture for Irregular Workloads
di: Juneja, Rohan, et al.
Pubblicazione: (2025)

FILCO: Flexible Composing Architecture with Real-Time Reconfigurability for DNN Acceleration
di: Chen, Xingzhen, et al.
Pubblicazione: (2026)

The Turbo-Charged Mapper: Fast and Optimal Mapping for Energy-efficient and Low-latency Accelerator Design
di: Gilbert, Michael, et al.
Pubblicazione: (2026)

Guac: Energy-Aware and SSA-Based Generation of Coarse-Grained Merged Accelerators from LLVM-IR
di: Brumar, Iulian, et al.
Pubblicazione: (2024)

Hardware Implementation of Soft Mapper/Demappers in Iterative EP-based Receivers
di: Schilling, Ian Fischer, et al.
Pubblicazione: (2024)

LUTstructions: Self-loading FPGA-based Reconfigurable Instructions
di: Papaphilippou, Philippos
Pubblicazione: (2026)

FireFly-S: Exploiting Dual-Side Sparsity for Spiking Neural Networks Acceleration with Reconfigurable Spatial Architecture
di: Li, Tenglong, et al.
Pubblicazione: (2024)

Optimized Spatial Architecture Mapping Flow for Transformer Accelerators
di: Xu, Haocheng, et al.
Pubblicazione: (2024)

A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator
di: Yang, Junyi, et al.
Pubblicazione: (2026)

VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
di: Ahmed, Akram Ben, et al.
Pubblicazione: (2026)

THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
di: Kanani, Alish, et al.
Pubblicazione: (2025)

High-Performance Pipelined NTT Accelerators with Homogeneous Digit-Serial Modulo Arithmetic
di: Alexakis, George, et al.
Pubblicazione: (2025)

3D-TrIM: A Memory-Efficient Spatial Computing Architecture for Convolution Workloads
di: Sestito, Cristian, et al.
Pubblicazione: (2025)

D-Legion: A Scalable Many-Core Architecture for Accelerating Matrix Multiplication in Quantized LLMs
di: Abdelmaksoud, Ahmed J., et al.
Pubblicazione: (2026)

Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
di: Olgun, Ataberk, et al.
Pubblicazione: (2022)

Disaggregated Architectures and the Redesign of Data Center Ecosystems: Scheduling, Pooling, and Infrastructure Trade-offs
di: Guo, Chao, et al.
Pubblicazione: (2025)

Fast and Fusiest: An Optimal Fusion-Aware Mapper for Accelerator Design
di: Andrulis, Tanner, et al.
Pubblicazione: (2026)

HURRY: Highly Utilized, Reconfigurable ReRAM-based In-situ Accelerator with Multifunctionality
di: Shin, Hery, et al.
Pubblicazione: (2024)

ReDas: A Lightweight Architecture for Supporting Fine-Grained Reshaping and Multiple Dataflows on Systolic Array
di: Han, Meng, et al.
Pubblicazione: (2023)

WideSA: A High Array Utilization Mapping Scheme for Uniform Recurrences on the Versal ACAP Architecture
di: Dai, Tuo, et al.
Pubblicazione: (2024)

Modulo-$(2^{2n}+1)$ Arithmetic via Two Parallel n-bit Residue Channels
di: Jaberipur, Ghassem, et al.
Pubblicazione: (2024)

Hardware Software Optimizations for Fast Model Recovery on Reconfigurable Architectures
di: Xu, Bin, et al.
Pubblicazione: (2025)

LEAP: LLM Inference on Scalable PIM-NoC Architecture with Balanced Dataflow and Fine-Grained Parallelism
di: Wang, Yimin, et al.
Pubblicazione: (2025)

A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
di: Jaswal, Pragun, et al.
Pubblicazione: (2026)

A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
di: Yunusoglu, Aybars, et al.
Pubblicazione: (2026)

DCRA: A Distributed Chiplet-based Reconfigurable Architecture for Irregular Applications
di: Orenes-Vera, Marcelo, et al.
Pubblicazione: (2023)

ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
di: Sedaghatgoo, Ali, et al.
Pubblicazione: (2024)