FLEX: Leveraging FPGA-CPU Synergy for Mixed-Cell-Height Legalization Acceleration
Fuente:
arXiv
Gespeichert in:
| Hauptverfasser: | , , , , , , , |
|---|---|
| Format: | Preprint |
| Veröffentlicht: |
2025
|
| Schlagworte: | |
| Online-Zugang: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| _version_ | 1866918231213604864 |
|---|---|
| author | Liu, Xingyu Liang, Jiawei Du, Linfeng Zhang, Yipu Ma, Chaofang Fan, Hanwei Xu, Jiang Zhang, Wei |
| author_facet | Liu, Xingyu Liang, Jiawei Du, Linfeng Zhang, Yipu Ma, Chaofang Fan, Hanwei Xu, Jiang Zhang, Wei |
| contents | In this work, we present FLEX, an FPGA-CPU accelerator for mixed-cell-height legalization tasks. We address challenges from the following perspectives. First, we optimize the task assignment strategy and perform an efficient task partition between FPGA and CPU to exploit their complementary strengths. Second, a multi-granularity pipelining technique is employed to accelerate the most time-consuming step, finding optimal placement position (FOP), in legalization. At last, we particularly target the computationally intensive cell shifting process in FOP, optimizing the design to align it seamlessly with the multi-granularity pipelining framework for further speedup. Experimental results show that FLEX achieves up to 18.3x and 5.4x speedups compared to state-of-the-art CPU-GPU and multi-threaded CPU legalizers with better scalability, while improving legalization quality by 4% and 1%. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2512_04527 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | FLEX: Leveraging FPGA-CPU Synergy for Mixed-Cell-Height Legalization Acceleration Liu, Xingyu Liang, Jiawei Du, Linfeng Zhang, Yipu Ma, Chaofang Fan, Hanwei Xu, Jiang Zhang, Wei Hardware Architecture Distributed, Parallel, and Cluster Computing In this work, we present FLEX, an FPGA-CPU accelerator for mixed-cell-height legalization tasks. We address challenges from the following perspectives. First, we optimize the task assignment strategy and perform an efficient task partition between FPGA and CPU to exploit their complementary strengths. Second, a multi-granularity pipelining technique is employed to accelerate the most time-consuming step, finding optimal placement position (FOP), in legalization. At last, we particularly target the computationally intensive cell shifting process in FOP, optimizing the design to align it seamlessly with the multi-granularity pipelining framework for further speedup. Experimental results show that FLEX achieves up to 18.3x and 5.4x speedups compared to state-of-the-art CPU-GPU and multi-threaded CPU legalizers with better scalability, while improving legalization quality by 4% and 1%. |
| title | FLEX: Leveraging FPGA-CPU Synergy for Mixed-Cell-Height Legalization Acceleration |
| topic | Hardware Architecture Distributed, Parallel, and Cluster Computing |
| url | https://arxiv.org/abs/2512.04527 |