Copertina

FLEX: Leveraging FPGA-CPU Synergy for Mixed-Cell-Height Legalization Acceleration

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Liu, Xingyu, Liang, Jiawei, Du, Linfeng, Zhang, Yipu, Ma, Chaofang, Fan, Hanwei, Xu, Jiang, Zhang, Wei
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Distributed, Parallel, and Cluster Computing
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Leveraging SIMD for Accelerating Large-number Arithmetic
di: Das, Subhrajit, et al.
Pubblicazione: (2026)

MANOJAVAM: A Scalable, Unified FPGA Accelerator for Matrix Multiplication and Singular Value Decomposition in Principal Component Analysis
di: Ramasubramanian, Srivaths, et al.
Pubblicazione: (2026)

Characterizing CPU-Induced Slowdowns in Multi-GPU LLM Inference
di: Chung, Euijun, et al.
Pubblicazione: (2026)

FPGA Innovation Research in the Netherlands: Present Landscape and Future Outlook
di: Alachiotis, Nikolaos, et al.
Pubblicazione: (2025)

Evaluation of computational and energy performance in matrix multiplication algorithms on CPU and GPU using MKL, cuBLAS and SYCL
di: Torres, L. A., et al.
Pubblicazione: (2024)

EPOCH: Enabling Preemption Operation for Context Saving in Heterogeneous FPGA Systems
di: Malik, Arsalan Ali, et al.
Pubblicazione: (2025)

Enabling Time-Aware Priority Traffic Management over Distributed FPGA Nodes
di: Scionti, Alberto, et al.
Pubblicazione: (2025)

RapidOMS: FPGA-based Open Modification Spectral Library Searching with HD Computing
di: Pinge, Sumukh, et al.
Pubblicazione: (2024)

Accelerating Transposed Convolutions on FPGA-based Edge Devices
di: Haris, Jude, et al.
Pubblicazione: (2025)

Context-aware Simopt-Power: Using structural data with simulation metadata to optimise FPGA designs
di: Wadhwa, Eashan, et al.
Pubblicazione: (2026)

Exploring Parallelism in FPGA-Based Accelerators for Machine Learning Applications
di: Centeno, Sed, et al.
Pubblicazione: (2025)

Accelerating MoE with Dynamic In-Switch Computing on Multi-GPUs
di: Zhang, Qijun, et al.
Pubblicazione: (2026)

DP-HLS: A High-Level Synthesis Framework for Accelerating Dynamic Programming Algorithms in Bioinformatics
di: Cao, Yingqi, et al.
Pubblicazione: (2024)

Accelerating Recommender Model ETL with a Streaming FPGA-GPU Dataflow
di: Zhu, Yu, et al.
Pubblicazione: (2025)

Investigating Memory Failure Prediction Across CPU Architectures
di: Yu, Qiao, et al.
Pubblicazione: (2024)

DeepStack: Scalable and Accurate Design Space Exploration for Distributed 3D-Stacked AI Accelerators
di: Mo, Zhiwen, et al.
Pubblicazione: (2026)

Design in Tiles: Automating GEMM Deployment on Tile-Based Many-PE Accelerators
di: Shen, Aofeng, et al.
Pubblicazione: (2025)

MoE-Hub: Taming Software Complexity for Seamless MoE Overlap with Hardware-Accelerated Communication on Multi-GPU Systems
di: Zhou, Zhuoshan, et al.
Pubblicazione: (2026)

Efficient Edge AI: Deploying Convolutional Neural Networks on FPGA with the Gemmini Accelerator
di: Peccia, Federico Nicolas, et al.
Pubblicazione: (2024)

CCSS: Hardware-Accelerated RTL Simulation with Fast Combinational Logic Computing and Sequential Logic Synchronization
di: Feng, Weigang, et al.
Pubblicazione: (2025)

A Survey of Real-time Scheduling on Accelerator-based Heterogeneous Architecture for Time Critical Applications
di: Zou, An, et al.
Pubblicazione: (2025)

Simopt -- Simulation pass for Speculative Optimisation of FPGA-CAD flow
di: Wadhwa, Eashan, et al.
Pubblicazione: (2024)

Simopt-Power: Leveraging Simulation Metadata for Low-Power Design Synthesis
di: Wadhwa, Eashan, et al.
Pubblicazione: (2025)

Sparse MTTKRP Acceleration for Tensor Decomposition on GPU
di: Wijeratne, Sasindu, et al.
Pubblicazione: (2024)

Enabling Mixed criticality applications for the Versal AI-Engines
di: Sprave, Vincent, et al.
Pubblicazione: (2026)

Accelerating Triangle Counting with Real Processing-in-Memory Systems
di: Asquini, Lorenzo, et al.
Pubblicazione: (2025)

Balanced Data Placement for GEMV Acceleration with Processing-In-Memory
di: Ibrahim, Mohamed Assem, et al.
Pubblicazione: (2024)

A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications
di: Garofalo, Angelo, et al.
Pubblicazione: (2025)

Security Risks Due to Data Persistence in Cloud FPGA Platforms
di: Zhang, Zhehang, et al.
Pubblicazione: (2024)

Accelerating Data Chunking in Deduplication Systems using Vector Instructions
di: Udayashankar, Sreeharsha, et al.
Pubblicazione: (2025)

HARP: A Taxonomy for Heterogeneous and Hierarchical Processors for Mixed-reuse Workloads
di: Garg, Raveesh, et al.
Pubblicazione: (2025)

A Heterogeneous Chiplet Architecture for Accelerating End-to-End Transformer Models
di: Sharma, Harsh, et al.
Pubblicazione: (2023)

Application Experiences on a GPU-Accelerated Arm-based HPC Testbed
di: Elwasif, Wael, et al.
Pubblicazione: (2022)

Workload-Aware Hardware Accelerator Mining for Distributed Deep Learning Training
di: Adnan, Muhammad, et al.
Pubblicazione: (2024)

TAPA-CS: Enabling Scalable Accelerator Design on Distributed HBM-FPGAs
di: Prakriya, Neha, et al.
Pubblicazione: (2023)

CPU-less parallel execution of lambda calculus in digital logic
di: Fitchett, Harry, et al.
Pubblicazione: (2026)

An Evaluation and Comparison of GPU Hardware and Solver Libraries for Accelerating the OPM Flow Reservoir Simulator
di: Qiu, Tong Dong, et al.
Pubblicazione: (2023)

MVDRAM: Enabling GeMV Execution in Unmodified DRAM for Low-Bit LLM Acceleration
di: Kubo, Tatsuya, et al.
Pubblicazione: (2025)

CMDS: Cross-layer Dataflow Optimization for DNN Accelerators Exploiting Multi-bank Memories
di: Shi, Man, et al.
Pubblicazione: (2024)

DiP: A Scalable, Energy-Efficient Systolic Array for Matrix Multiplication Acceleration
di: Abdelmaksoud, Ahmed J., et al.
Pubblicazione: (2024)