Cover Image

ARCAS: An Augmented Reality Collision Avoidance System with SLAM-Based Tracking for Enhancing VRU Safety

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Yehia, Ahmad, Byeon, Jiseop, Wang, Tianyi, Wang, Huihai, Xu, Yiming, Jiao, Junfeng, Claudel, Christian
Format:	Preprint
Published:	2025
Subjects:	Systems and Control Hardware Architecture Computer Vision and Pattern Recognition Emerging Technologies Robotics Image and Video Processing
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Res-DPU: Resource-shared Digital Processing-in-memory Unit for Edge-AI Workloads
by: Lokhande, Mukul, et al.
Published: (2025)

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology
by: Rizzo, Tommaso, et al.
Published: (2024)

Maximizing Memory-Level Parallelism via Integrated Stochastic Logic-in-Memory Architectures
by: Razi, Farzad, et al.
Published: (2026)

Toward High Performance, Programmable Extreme-Edge Intelligence for Neuromorphic Vision Sensors utilizing Magnetic Domain Wall Motion-based MTJ
by: Kaiser, Md Abdullah-Al, et al.
Published: (2024)

Energy-Efficient and Fast Memristor-based Serial Multipliers Applicable in Image Processing
by: Fatemieh, Seyed Erfan, et al.
Published: (2024)

Layer Ensemble Averaging for Improving Memristor-Based Artificial Neural Network Performance
by: Yousuf, Osama, et al.
Published: (2024)

FERMI-ML: A Flexible and Resource-Efficient Memory-In-Situ SRAM Macro for TinyML acceleration
by: Lokhande, Mukul, et al.
Published: (2025)

Sub-Millisecond Event-Based Eye Tracking on a Resource-Constrained Microcontroller
by: Giordano, Marco, et al.
Published: (2025)

Retrospective: A CORDIC Based Configurable Activation Function for NN Applications
by: Kokane, Omkar, et al.
Published: (2025)

An Energy-Efficient RFET-Based Stochastic Computing Neural Network Accelerator
by: Lu, Sheng, et al.
Published: (2025)

An Efficient Architecture and High-Throughput Implementation of CCSDS-123.0-B-2 Hybrid Entropy Coder Targeting Space-Grade SRAM FPGA Technology
by: Chatziantoniou, Panagiotis, et al.
Published: (2022)

Pack my weights and run! Minimizing overheads for in-memory computing accelerators
by: Houshmand, Pouya, et al.
Published: (2024)

FPCA: Field-Programmable Pixel Convolutional Array for Extreme-Edge Intelligence
by: Yin, Zihan, et al.
Published: (2024)

FSL-HDnn: A 40 nm Few-shot On-Device Learning Accelerator with Integrated Feature Extraction and Hyperdimensional Computing
by: Xu, Weihong, et al.
Published: (2025)

Modeling the Energy Consumption of the HEVC Software Encoding Process using Processor events
by: Ramasubbu, Geetha, et al.
Published: (2024)

Opto-Atomic Spatio-Temporal Holographic Correlators for High-Speed 3D CNNs
by: Shen, Xi, et al.
Published: (2026)

Technology-Circuit-Algorithm Tri-Design for Processing-in-Pixel-in-Memory (P2M)
by: Kaiser, Md Abdullah-Al, et al.
Published: (2023)

Voltage-Controlled Magnetic Tunnel Junction based ADC-less Global Shutter Processing-in-Pixel for Extreme-Edge Intelligence
by: Kaiser, Md Abdullah-Al, et al.
Published: (2024)

Flex-PE: Flexible and SIMD Multi-Precision Processing Element for AI Workloads
by: Lokhande, Mukul, et al.
Published: (2024)

A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
by: Chang, Fang-Chi, et al.
Published: (2026)

Evaluation of Hardware-based Video Encoders on Modern GPUs for UHD Live-Streaming
by: Arunruangsirilert, Kasidis, et al.
Published: (2025)

Evolution of NVENC Efficiency: A Longitudinal Analysis of HQ and UHQ Tuning Efficiency, Latency and Energy Trade-offs
by: Arunruangsirilert, Kasidis, et al.
Published: (2026)

HAVEN: High-Bandwidth Flash Augmented Vector Engine for Large-Scale Approximate Nearest-Neighbor Search Acceleration
by: Hsu, Po-Kai, et al.
Published: (2026)

Frequency as Aperture: Enabling Embeddable Near-Field Sensing for 6G Wireless Radios
by: Ho, Pin-Han, et al.
Published: (2026)

Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
by: Wang, Xiaoke, et al.
Published: (2025)

TetrisG-SDK: Efficient Convolutional Layer Mapping with Adaptive Windows and Grouped Convolutions for Fast In-Memory Computing
by: Dong, Ke, et al.
Published: (2026)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
by: Wang, Yanjing, et al.
Published: (2024)

WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy
by: Victor, Jeffry, et al.
Published: (2024)

Approximate Signed Multiplier with Sign-Focused Compressor for Edge Detection Applications
by: Krishna, L. Hemanth, et al.
Published: (2025)

NVM-in-Cache: Repurposing Commodity 6T SRAM Cache into NVM Analog Processing-in-Memory Engine using a Novel Compute-on-Powerline Scheme
by: Chakraborty, Subhradip, et al.
Published: (2025)

Memristor-Based Selective Convolutional Circuit for High-Density Salt-and-Pepper Noise Removal
by: Ding, Binghui, et al.
Published: (2024)

Analog or Digital In-memory Computing? Benchmarking through Quantitative Modeling
by: Sun, Jiacong, et al.
Published: (2024)

Architectural and System Implications of CXL-enabled Tiered Memory
by: Yang, Yujie, et al.
Published: (2025)

Fault-Free Analog Computing with Imperfect Hardware
by: Xu, Zhicheng, et al.
Published: (2025)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
by: Xie, Yanyue, et al.
Published: (2024)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
by: Chen, Lei, et al.
Published: (2024)

Variational Quantum Algorithm Landscape Reconstruction by Low-Rank Tensor Completion
by: Hao, Tianyi, et al.
Published: (2024)

A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
by: Miao, Tianci, et al.
Published: (2025)

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
by: Parekh, Varun Darshana, et al.
Published: (2025)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
by: Chen, Zhiyu, et al.
Published: (2024)