Image de couverture de livre

When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generation

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Liang, Yiwen, Li, Qiufeng, Wang, Shikai, Cao, Weidong
Format:	Preprint
Publié:	2025
Sujets:	Machine Learning Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Unicorn-CIM: Uncovering the Vulnerability and Improving the Resilience of High-Precision Compute-in-Memory
par: Li, Qiufeng, et autres
Publié: (2025)

Hardware-Aware Neural Dropout Search for Reliable Uncertainty Prediction on FPGA
par: Zhang, Zehuan, et autres
Publié: (2024)

When Small Variations Become Big Failures: Reliability Challenges in Compute-in-Memory Neural Accelerators
par: Qin, Yifan, et autres
Publié: (2026)

AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies
par: Gao, Jian, et autres
Publié: (2025)

LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation
par: Zhang, Zixi, et autres
Publié: (2023)

Effective and Memory-Efficient Alternatives to ECC for Reliable Large-Scale DNNs
par: Ahmadilivani, Mohammad Hasan, et autres
Publié: (2026)

On-Device Qwen2.5: Efficient LLM Inference with Model Compression and Hardware Acceleration
par: Xiang, Maoyang, et autres
Publié: (2025)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
par: Taheri, Mahdi, et autres
Publié: (2024)

AccLLM: Accelerating Long-Context LLM Inference Via Algorithm-Hardware Co-Design
par: Liang, Yanbiao, et autres
Publié: (2025)

A Hybrid-Domain Floating-Point Compute-in-Memory Architecture for Efficient Acceleration of High-Precision Deep Neural Networks
par: Yi, Zhiqiang, et autres
Publié: (2025)

FGMP: Fine-Grained Mixed-Precision Weight and Activation Quantization for Hardware-Accelerated LLM Inference
par: Hooper, Coleman, et autres
Publié: (2025)

Efficient and Reliable Vector Similarity Search Using Asymmetric Encoding with NAND-Flash for Many-Class Few-Shot Learning
par: Chiang, Hao-Wei, et autres
Publié: (2024)

Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective
par: Li, Jinhao, et autres
Publié: (2024)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
par: Zhang, Rui, et autres
Publié: (2025)

Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis
par: Gai, Jiahao, et autres
Publié: (2025)

FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs
par: Xie, Xilong, et autres
Publié: (2025)

LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
par: Thorat, Kiran, et autres
Publié: (2025)

Understanding and Mitigating Errors of LLM-Generated RTL Code
par: Zhang, Jiazheng, et autres
Publié: (2025)

EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning
par: Hu, Guangyu, et autres
Publié: (2026)

GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation
par: Kochar, Dimple Vijay, et autres
Publié: (2026)

Algorithm and Hardware Co-Design for Efficient Complex-Valued Uncertainty Estimation
par: Zhang, Zehuan, et autres
Publié: (2026)

PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning
par: Andronic, Marta, et autres
Publié: (2025)

CATransformers: Carbon Aware Transformers Through Joint Model-Hardware Optimization
par: Wang, Irene, et autres
Publié: (2025)

Exploring the Agentic Frontier of Verilog Code Generation
par: Yubeaton, Patrick, et autres
Publié: (2026)

A Joint Learning Approach to Hardware Caching and Prefetching
par: Yuan, Samuel, et autres
Publié: (2025)

Energy-Aware Deep Learning on Resource-Constrained Hardware
par: Millar, Josh, et autres
Publié: (2025)

Reusing Softmax Hardware Unit for GELU Computation in Transformers
par: Peltekis, Christodoulos, et autres
Publié: (2024)

SOLE: Hardware-Software Co-design of Softmax and LayerNorm for Efficient Transformer Inference
par: Wang, Wenxun, et autres
Publié: (2025)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
par: Cai, Siyang, et autres
Publié: (2026)

Hardware Software Optimizations for Fast Model Recovery on Reconfigurable Architectures
par: Xu, Bin, et autres
Publié: (2025)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
par: AbouElhamayed, Ahmed F., et autres
Publié: (2023)

ATHEENA: A Toolflow for Hardware Early-Exit Network Automation
par: Biggs, Benjamin, et autres
Publié: (2023)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
par: Yu, Zhewen, et autres
Publié: (2024)

MixPE: Quantization and Hardware Co-design for Efficient LLM Inference
par: Zhang, Yu, et autres
Publié: (2024)

RTL++: Graph-enhanced LLM for RTL Code Generation
par: Akyash, Mohammad, et autres
Publié: (2025)

TCL: Enabling Fast and Efficient Cross-Hardware Tensor Program Optimization via Continual Learning
par: Shen, Chaoyao, et autres
Publié: (2026)

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning
par: Zhang, Xinyu, et autres
Publié: (2026)

FiCABU: A Fisher-Based, Context-Adaptive Machine Unlearning Processor for Edge AI
par: Cho, Eun-Su, et autres
Publié: (2025)

Hardware-Friendly Delayed-Feedback Reservoir for Multivariate Time-Series Classification
par: Ikeda, Sosei, et autres
Publié: (2025)

Low-Cost FlashAttention with Fused Exponential and Multiplication Hardware Operators
par: Alexandridis, Kosmas, et autres
Publié: (2025)