:: Library Catalog

Copertina

Salvato in:

Dettagli Bibliografici
Autori principali:	Liang, Yiwen, Li, Qiufeng, Wang, Shikai, Cao, Weidong
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Machine Learning Hardware Architecture
Accesso online:	https://arxiv.org/abs/2512.05341
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Unicorn-CIM: Uncovering the Vulnerability and Improving the Resilience of High-Precision Compute-in-Memory
di: Li, Qiufeng, et al.
Pubblicazione: (2025)

Hardware-Aware Neural Dropout Search for Reliable Uncertainty Prediction on FPGA
di: Zhang, Zehuan, et al.
Pubblicazione: (2024)

When Small Variations Become Big Failures: Reliability Challenges in Compute-in-Memory Neural Accelerators
di: Qin, Yifan, et al.
Pubblicazione: (2026)

AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies
di: Gao, Jian, et al.
Pubblicazione: (2025)

LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation
di: Zhang, Zixi, et al.
Pubblicazione: (2023)

Effective and Memory-Efficient Alternatives to ECC for Reliable Large-Scale DNNs
di: Ahmadilivani, Mohammad Hasan, et al.
Pubblicazione: (2026)

AccLLM: Accelerating Long-Context LLM Inference Via Algorithm-Hardware Co-Design
di: Liang, Yanbiao, et al.
Pubblicazione: (2025)

On-Device Qwen2.5: Efficient LLM Inference with Model Compression and Hardware Acceleration
di: Xiang, Maoyang, et al.
Pubblicazione: (2025)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
di: Taheri, Mahdi, et al.
Pubblicazione: (2024)

A Hybrid-Domain Floating-Point Compute-in-Memory Architecture for Efficient Acceleration of High-Precision Deep Neural Networks
di: Yi, Zhiqiang, et al.
Pubblicazione: (2025)

Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis
di: Gai, Jiahao, et al.
Pubblicazione: (2025)

FGMP: Fine-Grained Mixed-Precision Weight and Activation Quantization for Hardware-Accelerated LLM Inference
di: Hooper, Coleman, et al.
Pubblicazione: (2025)

Efficient and Reliable Vector Similarity Search Using Asymmetric Encoding with NAND-Flash for Many-Class Few-Shot Learning
di: Chiang, Hao-Wei, et al.
Pubblicazione: (2024)

Understanding and Mitigating Errors of LLM-Generated RTL Code
di: Zhang, Jiazheng, et al.
Pubblicazione: (2025)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
di: Zhang, Rui, et al.
Pubblicazione: (2025)

Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective
di: Li, Jinhao, et al.
Pubblicazione: (2024)

FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs
di: Xie, Xilong, et al.
Pubblicazione: (2025)

GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation
di: Kochar, Dimple Vijay, et al.
Pubblicazione: (2026)

LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
di: Thorat, Kiran, et al.
Pubblicazione: (2025)

EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning
di: Hu, Guangyu, et al.
Pubblicazione: (2026)

Algorithm and Hardware Co-Design for Efficient Complex-Valued Uncertainty Estimation
di: Zhang, Zehuan, et al.
Pubblicazione: (2026)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
di: Cai, Siyang, et al.
Pubblicazione: (2026)

MixPE: Quantization and Hardware Co-design for Efficient LLM Inference
di: Zhang, Yu, et al.
Pubblicazione: (2024)

KernelCraft: Benchmarking for Agentic Close-to-Metal Kernel Generation on Emerging Hardware
di: Nie, Jiayi, et al.
Pubblicazione: (2026)

PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning
di: Andronic, Marta, et al.
Pubblicazione: (2025)

CATransformers: Carbon Aware Transformers Through Joint Model-Hardware Optimization
di: Wang, Irene, et al.
Pubblicazione: (2025)

RTL++: Graph-enhanced LLM for RTL Code Generation
di: Akyash, Mohammad, et al.
Pubblicazione: (2025)

Exploring the Agentic Frontier of Verilog Code Generation
di: Yubeaton, Patrick, et al.
Pubblicazione: (2026)

A Joint Learning Approach to Hardware Caching and Prefetching
di: Yuan, Samuel, et al.
Pubblicazione: (2025)

Energy-Aware Deep Learning on Resource-Constrained Hardware
di: Millar, Josh, et al.
Pubblicazione: (2025)

Learning to Compare Hardware Designs for High-Level Synthesis
di: Bai, Yunsheng, et al.
Pubblicazione: (2024)

Reusing Softmax Hardware Unit for GELU Computation in Transformers
di: Peltekis, Christodoulos, et al.
Pubblicazione: (2024)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
di: Taheri, Mahdi, et al.
Pubblicazione: (2024)

Enhancing Reliability of Neural Networks at the Edge: Inverted Normalization with Stochastic Affine Transformations
di: Ahmed, Soyed Tuhin, et al.
Pubblicazione: (2024)

SOLE: Hardware-Software Co-design of Softmax and LayerNorm for Efficient Transformer Inference
di: Wang, Wenxun, et al.
Pubblicazione: (2025)

Agent Factories for High Level Synthesis: How Far Can General-Purpose Coding Agents Go in Hardware Optimization?
di: Bhandwaldar, Abhishek, et al.
Pubblicazione: (2026)

Hardware Software Optimizations for Fast Model Recovery on Reconfigurable Architectures
di: Xu, Bin, et al.
Pubblicazione: (2025)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
di: AbouElhamayed, Ahmed F., et al.
Pubblicazione: (2023)

ATHEENA: A Toolflow for Hardware Early-Exit Network Automation
di: Biggs, Benjamin, et al.
Pubblicazione: (2023)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
di: Yu, Zhewen, et al.
Pubblicazione: (2024)