Cover Image

SparsePixels: Efficient Convolution for Sparse Data on FPGAs

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Tsoi, Ho Fung, Rankin, Dylan, Loncar, Vladimir, Harris, Philip
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Machine Learning High Energy Physics - Experiment
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Ultra Fast Transformers on FPGAs for Particle Physics Experiments
by: Jiang, Zhixing, et al.
Published: (2024)

Real-Time Stream Compaction for Sparse Machine Learning on FPGAs
by: Neu, Marc, et al.
Published: (2026)

JEDI-linear: Fast and Efficient Graph Neural Networks for Jet Tagging on FPGAs
by: Que, Zhiqiang, et al.
Published: (2025)

da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs
by: Sun, Chang, et al.
Published: (2025)

AIE4ML: An End-to-End Framework for Compiling Neural Networks for the Next Generation of AMD AI Engines
by: Danopoulos, Dimitrios, et al.
Published: (2025)

TrackCore-F: Deploying Transformer-Based Subatomic Particle Tracking on FPGAs
by: Blankestijn, Arjan, et al.
Published: (2025)

hls4ml: A Flexible, Open-Source Platform for Deep Learning Acceleration on Reconfigurable Hardware
by: Schulte, Jan-Frederik, et al.
Published: (2025)

KANELÉ: Kolmogorov-Arnold Networks for Efficient LUT-based Evaluation
by: Hoang, Duc, et al.
Published: (2025)

jBOT: Semantic Jet Representation Clustering Emerges from Self-Distillation
by: Tsoi, Ho Fung, et al.
Published: (2026)

HGQ-LUT: Fast LUT-Aware Training and Efficient Architectures for DNN Inference
by: Sun, Chang, et al.
Published: (2026)

SymbolNet: Neural Symbolic Regression with Adaptive Dynamic Pruning for Compression
by: Tsoi, Ho Fung, et al.
Published: (2024)

Analysis of Hardware Synthesis Strategies for Machine Learning in Collider Trigger and Data Acquisition
by: Jia, Haoyi, et al.
Published: (2024)

Symbolic Regression on FPGAs for Fast Machine Learning Inference
by: Tsoi, Ho Fung, et al.
Published: (2023)

SymbolFit: Automatic Parametric Modeling with Symbolic Regression
by: Tsoi, Ho Fung, et al.
Published: (2024)

Enabling Long FFT Convolutions on Memory-Constrained FPGAs via Chunking
by: Wang, Peter, et al.
Published: (2025)

Position: The Need for Ultrafast Training
by: Hoang, Duc
Published: (2026)

SoCks - Simplifying Firmware and Software Integration for Heterogeneous SoCs
by: Fuchs, Marvin, et al.
Published: (2025)

Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
by: Sabih, Muhammad, et al.
Published: (2025)

MACK: Mismodeling Addressed with Contrastive Knowledge
by: Sheldon, Liam Rankin, et al.
Published: (2024)

Efficient In-Memory Acceleration of Sparse Block Diagonal LLMs
by: de Lima, João Paulo Cardoso, et al.
Published: (2025)

Data-Rate-Aware High-Speed CNN Inference on FPGAs
by: Habermann, Tobias, et al.
Published: (2026)

Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
by: Rogenmoser, Michael, et al.
Published: (2024)

FPGA Co-Design for Efficient N:M Sparse and Quantized Model Inference
by: Hsieh, Fen-Yu, et al.
Published: (2025)

TeLLMe: An Energy-Efficient Ternary LLM Accelerator for Prefilling and Decoding on Edge FPGAs
by: Qiao, Ye, et al.
Published: (2025)

QuantumSEA: In-Time Sparse Exploration for Noise Adaptive Quantum Circuits
by: Chen, Tianlong, et al.
Published: (2024)

Efficient Message Passing Architecture for GCN Training on HBM-based FPGAs with Orthogonal Topology On-Chip Networks
by: Wu, Qizhe, et al.
Published: (2024)

Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
by: Malagon, Daniel, et al.
Published: (2024)

Periodic Online Testing for Sparse Systolic Tensor Arrays
by: Peltekis, Christodoulos, et al.
Published: (2025)

Accelerating Sparse Graph Neural Networks with Tensor Core Optimization
by: Wu, Ka Wai
Published: (2024)

Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs
by: Mao, Gang, et al.
Published: (2025)

TeLLMe v2: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs
by: Qiao, Ye, et al.
Published: (2025)

Enabling Unstructured Sparse Acceleration on Structured Sparse Accelerators
by: Jeong, Geonhwa, et al.
Published: (2024)

iEEG Seizure Detection with a Sparse Hyperdimensional Computing Accelerator
by: Cuyckens, Stef, et al.
Published: (2025)

FLAASH: Flexible Accelerator Architecture for Sparse High-Order Tensor Contraction
by: Kulp, Gabriel, et al.
Published: (2024)

Spira: Exploiting Voxel Data Structural Properties for Efficient Sparse Convolution in Point Cloud Networks
by: Adamopoulos, Dionysios, et al.
Published: (2025)

H2PIPE: High throughput CNN Inference on FPGAs with High-Bandwidth Memory
by: Doumet, Mario, et al.
Published: (2024)

TsetlinWiSARD: On-Chip Training of Weightless Neural Networks using Tsetlin Automata on FPGAs
by: Duan, Shengyu, et al.
Published: (2026)

ESACT: An End-to-End Sparse Accelerator for Compute-Intensive Transformers via Local Similarity
by: Liu, Hongxiang, et al.
Published: (2025)

Machine Learning on Heterogeneous, Edge, and Quantum Hardware for Particle Physics (ML-HEQUPP)
by: Gonski, Julia, et al.
Published: (2026)

RNM-TD3: N:M Semi-structured Sparse Reinforcement Learning From Scratch
by: Vrce, Isam, et al.
Published: (2026)