A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS

Documenti analoghi

• A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator
  di: Yang, Junyi, et al.
  Pubblicazione: (2026)
• Topkima-Former: Low-energy, Low-Latency Inference for Transformers using top-k In-memory ADC
  di: Dong, Shuai, et al.
  Pubblicazione: (2024)
• In-Memory ADC-Based Nonlinear Activation Quantization for Efficient In-Memory Computing
  di: Dong, Shuai, et al.
  Pubblicazione: (2026)
• CADC: Crossbar-Aware Dendritic Convolution for Efficient In-memory Computing
  di: Dong, Shuai, et al.
  Pubblicazione: (2025)
• Near-Memory Architecture for Threshold-Ordinal Surface-Based Corner Detection of Event Cameras
  di: Shang, Hongyang, et al.
  Pubblicazione: (2025)