Timing-Error Optimized Architecture for Current-Steering DACs
Fuente:
arXiv
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866918240032129024 |
|---|---|
| author | Babaee, Ramin Gharan, Shahab Oveis Bouchard, Martin |
| author_facet | Babaee, Ramin Gharan, Shahab Oveis Bouchard, Martin |
| contents | We propose a novel digital-to-analog converter (DAC) weighting architecture that statistically minimizes the distortion caused by random timing mismatches among current sources. To decode the DAC input codewords into corresponding DAC switches, we present three algorithms with varying computational complexities. We perform high-level Matlab simulations to illustrate the dynamic performance improvement over the segmented structure. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2512_08903 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | Timing-Error Optimized Architecture for Current-Steering DACs Babaee, Ramin Gharan, Shahab Oveis Bouchard, Martin Signal Processing We propose a novel digital-to-analog converter (DAC) weighting architecture that statistically minimizes the distortion caused by random timing mismatches among current sources. To decode the DAC input codewords into corresponding DAC switches, we present three algorithms with varying computational complexities. We perform high-level Matlab simulations to illustrate the dynamic performance improvement over the segmented structure. |
| title | Timing-Error Optimized Architecture for Current-Steering DACs |
| topic | Signal Processing |
| url | https://arxiv.org/abs/2512.08903 |