Copertina

A Hybrid Residue Floating Numerical Architecture for High Precision Arithmetic on FPGAs

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autore principale:	Darvishi, Mostafa
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Signal Processing Hardware Architecture Mathematical Software
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
di: Darvishi, Mostafa
Pubblicazione: (2026)

A Hybrid Residue Floating Numerical Architecture with Formal Error Bounds for High Throughput FPGA Computation
di: Darvishi, Mostafa
Pubblicazione: (2026)

Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
di: Darvishi, Mostafa
Pubblicazione: (2025)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
di: Darvishi, Mostafa
Pubblicazione: (2025)

Generalized Methodology for Determining Numerical Features of Hardware Floating-Point Matrix Multipliers: Part I
di: Khattak, Faizan A, et al.
Pubblicazione: (2025)

Inexactness and Correction of Floating-Point Reciprocal, Division and Square Root
di: Dutton, Lucas M., et al.
Pubblicazione: (2024)

MATLAB Simulator of Level-Index Arithmetic
di: Mikaitis, Mantas
Pubblicazione: (2024)

DGEMM without FP64 Arithmetic - Using FP64 Emulation and FP8 Tensor Cores with Ozaki Scheme
di: Mukunoki, Daichi
Pubblicazione: (2025)

A Low-Latency FFT-IFFT Cascade Architecture
di: Parhi, Keshab K.
Pubblicazione: (2023)

A Hierarchical Dataflow-Driven Heterogeneous Architecture for Wireless Baseband Processing
di: Jiang, Limin, et al.
Pubblicazione: (2024)

Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

A High-Throughput Hardware Accelerator for Lempel-Ziv 4 Compression Algorithm
di: Chen, Tao, et al.
Pubblicazione: (2024)

Hardware-Accelerated Algorithm for Complex Function Roots Density Graph Plotting
di: Tang, Ruibai, et al.
Pubblicazione: (2025)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

Evaluation of POSIT Arithmetic with Accelerators
di: Nakasato, Naohito, et al.
Pubblicazione: (2024)

Fast and energy-efficient derivatives risk analysis: Streaming option Greeks on Xilinx and Intel FPGAs
di: Klaisoongnoen, Mark, et al.
Pubblicazione: (2022)

Variable Point: A Number Format for Area- and Energy-Efficient Multiplication of High-Dynamic-Range Numbers
di: Mirfarshbafan, Seyed Hadi, et al.
Pubblicazione: (2025)

AxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming
di: Sahoo, Siva Satyendra, et al.
Pubblicazione: (2023)

A Spatial Array for Spectrally Agile Wireless Processing
di: Rasteh, Ali, et al.
Pubblicazione: (2025)

A Quantitative Evaluation of Approximate Softmax Functions for Deep Neural Networks
di: Leiva-Valverde, Anthony, et al.
Pubblicazione: (2025)

A Custom IC Layout Generation Engine Based on Dynamic Templates and Grids
di: Shin, Taeho, et al.
Pubblicazione: (2022)

PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

InfiniteEn: A Multi-Source Energy Harvesting System with Load Monitoring Module for Batteryless Internet of Things
di: Puluckul, Priyesh Pappinisseri, et al.
Pubblicazione: (2024)

SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
di: Versluis, Manno, et al.
Pubblicazione: (2025)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
di: Yu, Jianyi, et al.
Pubblicazione: (2025)

FieldHAR: A Fully Integrated End-to-end RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors
di: Liu, Mengxi, et al.
Pubblicazione: (2023)

ListenToJESD204B: A Lightweight Open-Source JESD204B IP Core for FPGA-Based Ultrasound Acquisition systems
di: Bhattacharjee, Soumyo, et al.
Pubblicazione: (2025)

A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
di: Elmiger, Jonas, et al.
Pubblicazione: (2025)

A 14ns-Latency 9Gb/s 0.44mm$^2$ 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
di: Nonaca, Darja, et al.
Pubblicazione: (2025)

A 0.03${mm}^2$ 100-250MHz Charge-Pump or Amplifier-Less Integrating Sub-Sampling PLL for Ultra-low Power Communication and Computing
di: Ray, Yudhajit, et al.
Pubblicazione: (2024)

A 1.2 mm$^2$ 416 mW 1.44 Mmat/s 64$\times$16 Matrix Preprocessing ASIC for Massive MIMO in 22FDX
di: Nonaca, Darja, et al.
Pubblicazione: (2024)

A Jammer-Mitigating 267 Mb/s 3.78 mm$^2$ 583 mW 32$\times$8 Multi-User MIMO Receiver in 22FDX
di: Bucheli, Florian, et al.
Pubblicazione: (2024)

A Lightweight Architecture for Real-Time Neuronal-Spike Classification
di: Siddiqi, Muhammad Ali, et al.
Pubblicazione: (2023)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
di: Ding, Tingyu, et al.
Pubblicazione: (2025)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
di: Kavishwar, Mihir, et al.
Pubblicazione: (2025)

Fixed-Throughput GRAND with FIFO Scheduling
di: Christen, Filippo, et al.
Pubblicazione: (2025)

Automated SAR ADC Sizing Using Analytical Equations
di: Li, Zhongyi, et al.
Pubblicazione: (2025)

Demonstrator Testbed for Effective Precoding in MEO Multibeam Satellites
di: González-Rios, Jorge L., et al.
Pubblicazione: (2025)

Low-power, Energy-efficient, Cardiologist-level Atrial Fibrillation Detection for Wearable Devices
di: Loroch, Dominik, et al.
Pubblicazione: (2025)

Channel-Coherence-Adaptive Two-Stage Fully Digital Combining for mmWave MIMO Systems
di: Khorsandmanesh, Yasaman, et al.
Pubblicazione: (2025)