Image de couverture de livre

HaShiFlex: A High-Throughput Hardened Shifter DNN Accelerator with Fine-Tuning Flexibility

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Herbst, Jonathan, Pellauer, Michael, Reda, Sherief
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture Machine Learning
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
par: Leon, Vasileios, et autres
Publié: (2025)

FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
par: Zhang, Jiahao, et autres
Publié: (2026)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
par: AbouElhamayed, Ahmed F., et autres
Publié: (2023)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
par: Yu, Zhewen, et autres
Publié: (2024)

DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
par: Hong, Charles, et autres
Publié: (2025)

Leveraging Highly Approximated Multipliers in DNN Inference
par: Zervakis, Georgios, et autres
Publié: (2024)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
par: Taheri, Mahdi, et autres
Publié: (2024)

DAISM: Digital Approximate In-SRAM Multiplier-based Accelerator for DNN Training and Inference
par: Sonnino, Lorenzo, et autres
Publié: (2023)

FLAASH: Flexible Accelerator Architecture for Sparse High-Order Tensor Contraction
par: Kulp, Gabriel, et autres
Publié: (2024)

FRED: Flexible REduction-Distribution Interconnect and Communication Implementation for Wafer-Scale Distributed Training of DNN Models
par: Rashidi, Saeed, et autres
Publié: (2024)

TrainDeeploy: Hardware-Accelerated Parameter-Efficient Fine-Tuning of Small Transformer Models at the Extreme Edge
par: Wang, Run, et autres
Publié: (2026)

MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
par: Armeniakos, Giorgos, et autres
Publié: (2025)

Mirage: An RNS-Based Photonic Accelerator for DNN Training
par: Demirkiran, Cansu, et autres
Publié: (2023)

Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
par: Tyagi, Abhishek, et autres
Publié: (2022)

FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference
par: Cherezova, Natalia, et autres
Publié: (2025)

Performance Analysis of DNN Inference/Training with Convolution and non-Convolution Operations
par: Esmaeilzadeh, Hadi, et autres
Publié: (2023)

AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators
par: Taheri, Mahdi, et autres
Publié: (2024)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
par: Taheri, Mahdi, et autres
Publié: (2024)

A Precision-Scalable RISC-V DNN Processor with On-Device Learning Capability at the Extreme Edge
par: Huang, Longwei, et autres
Publié: (2023)

SigmaQuant: Hardware-Aware Heterogeneous Quantization Method for Edge DNN Inference
par: Liu, Qunyou, et autres
Publié: (2026)

vMCU: Coordinated Memory Management and Kernel Optimization for DNN Inference on MCUs
par: Zheng, Size, et autres
Publié: (2024)

MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs
par: Abdelatty, Manar, et autres
Publié: (2024)

'1'-bit Count-based Sorting Unit to Reduce Link Power in DNN Accelerators
par: Han, Ruichi, et autres
Publié: (2026)

NeFT: Negative Feedback Training to Improve Robustness of Compute-In-Memory DNN Accelerators
par: Qin, Yifan, et autres
Publié: (2023)

Hardware-Aware Fine-Tuning of Spiking Q-Networks on the SpiNNaker2 Neuromorphic Platform
par: Arfa, Sirine, et autres
Publié: (2025)

AxMoE: Characterizing the Impact of Approximate Multipliers on Mixture-of-Experts DNN Architectures
par: Shende, Omkar B, et autres
Publié: (2026)

FGMP: Fine-Grained Mixed-Precision Weight and Activation Quantization for Hardware-Accelerated LLM Inference
par: Hooper, Coleman, et autres
Publié: (2025)

FILCO: Flexible Composing Architecture with Real-Time Reconfigurability for DNN Acceleration
par: Chen, Xingzhen, et autres
Publié: (2026)

Dynamic Co-Optimization Compiler: Leveraging Multi-Agent Reinforcement Learning for Enhanced DNN Accelerator Performance
par: Fayyazi, Arya, et autres
Publié: (2024)

TeAAL: A Declarative Framework for Modeling Sparse Tensor Accelerators
par: Nayak, Nandeeka, et autres
Publié: (2023)

CNN-Based Equalization for Communications: Achieving Gigabit Throughput with a Flexible FPGA Hardware Architecture
par: Ney, Jonas, et autres
Publié: (2024)

FuseMax: Leveraging Extended Einsums to Optimize Attention Accelerator Design
par: Nayak, Nandeeka, et autres
Publié: (2024)

TurboAttention: Efficient Attention Approximation For High Throughputs LLMs
par: Kang, Hao, et autres
Publié: (2024)

Accelerating LLM Inference with Flexible N:M Sparsity via A Fully Digital Compute-in-Memory Accelerator
par: Ramachandran, Akshat, et autres
Publié: (2025)

InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs
par: He, Zifan, et autres
Publié: (2025)

DG-RePlAce: A Dataflow-Driven GPU-Accelerated Analytical Global Placement Framework for Machine Learning Accelerators
par: Kahng, Andrew B., et autres
Publié: (2024)

Neural Network Acceleration on MPSoC board: Integrating SLAC's SNL, Rogue Software and Auto-SNL
par: Rahali, Hamza Ezzaoui, et autres
Publié: (2025)

Full-Stack Optimization for CAM-Only DNN Inference
par: de Lima, João Paulo C., et autres
Publié: (2024)

GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design
par: You, Haoran, et autres
Publié: (2021)

FAMOUS: Flexible Accelerator for the Attention Mechanism of Transformer on UltraScale+ FPGAs
par: Kabir, Ehsan, et autres
Publié: (2024)