Imagen de Portada

HaShiFlex: A High-Throughput Hardened Shifter DNN Accelerator with Fine-Tuning Flexibility

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Herbst, Jonathan, Pellauer, Michael, Reda, Sherief
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Machine Learning
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
por: Leon, Vasileios, et al.
Publicado: (2025)

FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
por: Zhang, Jiahao, et al.
Publicado: (2026)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
por: AbouElhamayed, Ahmed F., et al.
Publicado: (2023)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
por: Yu, Zhewen, et al.
Publicado: (2024)

DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
por: Hong, Charles, et al.
Publicado: (2025)

Leveraging Highly Approximated Multipliers in DNN Inference
por: Zervakis, Georgios, et al.
Publicado: (2024)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

DAISM: Digital Approximate In-SRAM Multiplier-based Accelerator for DNN Training and Inference
por: Sonnino, Lorenzo, et al.
Publicado: (2023)

FLAASH: Flexible Accelerator Architecture for Sparse High-Order Tensor Contraction
por: Kulp, Gabriel, et al.
Publicado: (2024)

FRED: Flexible REduction-Distribution Interconnect and Communication Implementation for Wafer-Scale Distributed Training of DNN Models
por: Rashidi, Saeed, et al.
Publicado: (2024)

TrainDeeploy: Hardware-Accelerated Parameter-Efficient Fine-Tuning of Small Transformer Models at the Extreme Edge
por: Wang, Run, et al.
Publicado: (2026)

MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
por: Armeniakos, Giorgos, et al.
Publicado: (2025)

Mirage: An RNS-Based Photonic Accelerator for DNN Training
por: Demirkiran, Cansu, et al.
Publicado: (2023)

Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
por: Tyagi, Abhishek, et al.
Publicado: (2022)

FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference
por: Cherezova, Natalia, et al.
Publicado: (2025)

Performance Analysis of DNN Inference/Training with Convolution and non-Convolution Operations
por: Esmaeilzadeh, Hadi, et al.
Publicado: (2023)

AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

A Precision-Scalable RISC-V DNN Processor with On-Device Learning Capability at the Extreme Edge
por: Huang, Longwei, et al.
Publicado: (2023)

SigmaQuant: Hardware-Aware Heterogeneous Quantization Method for Edge DNN Inference
por: Liu, Qunyou, et al.
Publicado: (2026)

vMCU: Coordinated Memory Management and Kernel Optimization for DNN Inference on MCUs
por: Zheng, Size, et al.
Publicado: (2024)

MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs
por: Abdelatty, Manar, et al.
Publicado: (2024)

'1'-bit Count-based Sorting Unit to Reduce Link Power in DNN Accelerators
por: Han, Ruichi, et al.
Publicado: (2026)

NeFT: Negative Feedback Training to Improve Robustness of Compute-In-Memory DNN Accelerators
por: Qin, Yifan, et al.
Publicado: (2023)

Hardware-Aware Fine-Tuning of Spiking Q-Networks on the SpiNNaker2 Neuromorphic Platform
por: Arfa, Sirine, et al.
Publicado: (2025)

AxMoE: Characterizing the Impact of Approximate Multipliers on Mixture-of-Experts DNN Architectures
por: Shende, Omkar B, et al.
Publicado: (2026)

FGMP: Fine-Grained Mixed-Precision Weight and Activation Quantization for Hardware-Accelerated LLM Inference
por: Hooper, Coleman, et al.
Publicado: (2025)

FILCO: Flexible Composing Architecture with Real-Time Reconfigurability for DNN Acceleration
por: Chen, Xingzhen, et al.
Publicado: (2026)

Dynamic Co-Optimization Compiler: Leveraging Multi-Agent Reinforcement Learning for Enhanced DNN Accelerator Performance
por: Fayyazi, Arya, et al.
Publicado: (2024)

TeAAL: A Declarative Framework for Modeling Sparse Tensor Accelerators
por: Nayak, Nandeeka, et al.
Publicado: (2023)

CNN-Based Equalization for Communications: Achieving Gigabit Throughput with a Flexible FPGA Hardware Architecture
por: Ney, Jonas, et al.
Publicado: (2024)

FuseMax: Leveraging Extended Einsums to Optimize Attention Accelerator Design
por: Nayak, Nandeeka, et al.
Publicado: (2024)

TurboAttention: Efficient Attention Approximation For High Throughputs LLMs
por: Kang, Hao, et al.
Publicado: (2024)

Accelerating LLM Inference with Flexible N:M Sparsity via A Fully Digital Compute-in-Memory Accelerator
por: Ramachandran, Akshat, et al.
Publicado: (2025)

InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs
por: He, Zifan, et al.
Publicado: (2025)

DG-RePlAce: A Dataflow-Driven GPU-Accelerated Analytical Global Placement Framework for Machine Learning Accelerators
por: Kahng, Andrew B., et al.
Publicado: (2024)

Neural Network Acceleration on MPSoC board: Integrating SLAC's SNL, Rogue Software and Auto-SNL
por: Rahali, Hamza Ezzaoui, et al.
Publicado: (2025)

Full-Stack Optimization for CAM-Only DNN Inference
por: de Lima, João Paulo C., et al.
Publicado: (2024)

GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design
por: You, Haoran, et al.
Publicado: (2021)

FAMOUS: Flexible Accelerator for the Attention Mechanism of Transformer on UltraScale+ FPGAs
por: Kabir, Ehsan, et al.
Publicado: (2024)