Cover Image

KANELÉ: Kolmogorov-Arnold Networks for Efficient LUT-based Evaluation

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Hoang, Duc, Gupta, Aarush, Harris, Philip
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Machine Learning Systems and Control High Energy Physics - Experiment
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Ultrafast On-chip Online Learning via Spline Locality in Kolmogorov-Arnold Networks
by: Hoang, Duc, et al.
Published: (2026)

Position: The Need for Ultrafast Training
by: Hoang, Duc
Published: (2026)

HGQ-LUT: Fast LUT-Aware Training and Efficient Architectures for DNN Inference
by: Sun, Chang, et al.
Published: (2026)

SparsePixels: Efficient Convolution for Sparse Data on FPGAs
by: Tsoi, Ho Fung, et al.
Published: (2025)

JEDI-linear: Fast and Efficient Graph Neural Networks for Jet Tagging on FPGAs
by: Que, Zhiqiang, et al.
Published: (2025)

Ultra Fast Transformers on FPGAs for Particle Physics Experiments
by: Jiang, Zhixing, et al.
Published: (2024)

hls4ml: A Flexible, Open-Source Platform for Deep Learning Acceleration on Reconfigurable Hardware
by: Schulte, Jan-Frederik, et al.
Published: (2025)

AIE4ML: An End-to-End Framework for Compiling Neural Networks for the Next Generation of AMD AI Engines
by: Danopoulos, Dimitrios, et al.
Published: (2025)

TrackCore-F: Deploying Transformer-Based Subatomic Particle Tracking on FPGAs
by: Blankestijn, Arjan, et al.
Published: (2025)

A Runtime-Adaptive Transformer Neural Network Accelerator on FPGAs
by: Kabir, Ehsan, et al.
Published: (2024)

ANN-based position and speed sensorless estimation for BLDC motors
by: Gamazo-Real, Jose-Carlos, et al.
Published: (2024)

Analysis of Hardware Synthesis Strategies for Machine Learning in Collider Trigger and Data Acquisition
by: Jia, Haoyi, et al.
Published: (2024)

WarPGNN: A Parametric Thermal Warpage Analysis Framework with Physics-aware Graph Neural Network
by: Lu, Haotian, et al.
Published: (2026)

PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs
by: Lou, Binglei, et al.
Published: (2024)

PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference
by: Andronic, Marta, et al.
Published: (2023)

Physical Analogue Kolmogorov-Arnold Networks based on Reconfigurable Nonlinear-Processing Units
by: Escudero, Manuel, et al.
Published: (2026)

Exploring the Limitations of Kolmogorov-Arnold Networks in Classification: Insights to Software Training and Hardware Implementation
by: Tran, Van Duy, et al.
Published: (2024)

SecCAN: An Extended CAN Controller with Embedded Intrusion Detection
by: Khandelwal, Shashwat, et al.
Published: (2025)

Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs
by: Shen, Shan, et al.
Published: (2025)

Prediction Model of Aqua Fisheries Using IoT Devices
by: Islam, Md. Monirul
Published: (2025)

SoCks - Simplifying Firmware and Software Integration for Heterogeneous SoCs
by: Fuchs, Marvin, et al.
Published: (2025)

Real-Time Stream Compaction for Sparse Machine Learning on FPGAs
by: Neu, Marc, et al.
Published: (2026)

NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
by: Andronic, Marta, et al.
Published: (2024)

TreeLUT: An Efficient Alternative to Deep Neural Networks for Inference Acceleration Using Gradient Boosted Decision Trees
by: Khataei, Alireza, et al.
Published: (2025)

Quantised Neural Network Accelerators for Low-Power IDS in Automotive Networks
by: Khandelwal, Shashwat, et al.
Published: (2024)

Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
by: Rogenmoser, Michael, et al.
Published: (2024)

da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs
by: Sun, Chang, et al.
Published: (2025)

Exploring Highly Quantised Neural Networks for Intrusion Detection in Automotive CAN
by: Khandelwal, Shashwat, et al.
Published: (2024)

ReducedLUT: Table Decomposition with "Don't Care" Conditions
by: Cassidy, Oliver, et al.
Published: (2024)

A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN
by: Khandelwal, Shashwat, et al.
Published: (2024)

LUTMUL: Exceed Conventional FPGA Roofline Limit by LUT-based Efficient Multiplication for Neural Network Inference
by: Xie, Yanyue, et al.
Published: (2024)

A Flexible Precision Scaling Deep Neural Network Accelerator with Efficient Weight Combination
by: Zhao, Liang, et al.
Published: (2025)

PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning
by: Andronic, Marta, et al.
Published: (2025)

Characterizing State Space Model and Hybrid Language Model Performance with Long Context
by: Mitra, Saptarshi, et al.
Published: (2025)

Large Language Models (LLMs) for Electronic Design Automation (EDA)
by: Xu, Kangwei, et al.
Published: (2025)

PGR-DRC: Pre-Global Routing DRC Violation Prediction Using Unsupervised Learning
by: Islam, Riadul, et al.
Published: (2025)

ProTEA: Programmable Transformer Encoder Acceleration on FPGA
by: Kabir, Ehsan, et al.
Published: (2024)

Evaluation of Thermal Performance of a Wick-free Vapor Chamber in Power Electronics Cooling
by: Mukhopadhyay, Arani, et al.
Published: (2024)

Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
by: Malagon, Daniel, et al.
Published: (2024)

Silicon-based Josephson junction field-effect transistors enabling cryogenic logic and quantum technologies
by: Xiong, Yusheng, et al.
Published: (2025)